לוח משרות דרושים מדעים מדוייקים משרה מלאה, לחיפוש זה נמצאו 515 משרות

We are looking for a physicist, electro-optical engineer, or computational-photonics researcher to join our growing Advanced Optics team in Herzliya. The Camera Hardware Engineering group is responsible for research, design, development, test, and qualification of camera hardware for our products; our team owns the end-to-end design, production, and testing of high-quality micro- and nano-optic components, including diffractive elements and metasurfaces. The environment is collaborative and hands-on, fostering engineering excellence and creativity across the interdisciplinary boundary of optical design, numerical simulation, optimization, and semiconductor fabrication methods.

Drive all phases of development of high-performance micro-/nano-optic elements - from initial concept, through prototyping, to high-volume manufacturing.
Develop, validate, and extend in-house simulation and design tools.
Conduct optimization, verification and tolerance analysis studies.
Partner with vendors to develop and fine-tune fabrication processes.
Define optical testing strategies for both prototypes and high-volume manufacturing.
Interface across a broad range of teams and disciplines to integrate components into our products.

We are looking for an electro-optics test engineer to join our growing Advanced Optics team in Herzliya. The Apple Camera Hardware Engineering group is responsible for the design, development, test, and qualification of camera hardware for Apple products; our team owns the end-to-end design, production, and testing of high-quality micro- and nano-optic components, including diffractive elements and metasurfaces. In this role you will own how we measure those components - developing new optical test setups, characterizing performance against design intent, and defining the metrology that carries a component from first prototype to mass production. The environment is collaborative and hands-on, spanning optical design, numerical simulation, precision measurement, and semiconductor fabrication.


Develop new optical test and metrology setups for metasurface and micro-optic components - from concept and prototyping through deployment on the bench and in the fab.
Operate and maintain new and existing test stations; build prototypes, fixtures, and measurement jigs.
Measure and analyze component performance, and correlate results to optical design and simulation and to product-level requirements.
Define methods, specifications, and acceptance criteria for both engineering builds and production.
Specify vendor test equipment and procedures; qualify vendor and in-line metrology; drive tool-to-tool and site-to-site correlation studies.
Support component bring-up, tolerance and robustness studies, and failure analysis.
Interface across design, process, product, and vendor teams to integrate components into our products.

we are looking for a Information Specialist (Beginner).
Responsibilities:
Finding new information about Israeli high-tech companies, and basic research about their activities
Adding and modifying text and media elements; checking entry work for quality and accuracy.
Ensuring that all outstanding comments and edits are imported into the product by the deliverable date
Corresponding with senior executives within the venture capital/private equity and high-tech industries
Attending industry conferences to gather information, expand networks, and enhance corporate knowledge
Preparing customized reports

Were looking for a curious, ambitious and self-motivated Product Economy Manager to join our growing Product team. As a Product Economy Manager, youll directly impact millions of our players by creating tools that enable you to balance and optimize the game's economy, resulting in fun and engaging experiences that increase retention and revenue.
Responsibilities
Design and own the user experience from an economy point of view to predict our players behavior according to the data we already have.
Build simulations and predictive models in order to proactively forecast results of content changes.
Monitor individual and macro player balances to ensure the overall health of the games economy.
Explore and design gameplay loops and the way players interact with them.
Tune content performance by devising A/B tests and analyzing their effectiveness.
Identify areas where sinks/sources should be tightened or loosened to maximize engagement, retention and revenue.
Price the games virtual currencies.
Collaborate with Product teams on balancing and designing new features that address existing deficiencies in the game.

We're looking for Electrical Engineering graduates to join the Pre-Silicon Verification Team based in Haifa.

As a Junior Pre-Silicon Verification Engineer, you'll work at the heart of chip development, collaborating across teams to ensure our semiconductor platforms meet the highest standards before they reach production.
IO verification team will expose you to the most advanced technologies , as we lead the market with our leaving devices - youll soon have to expertise most advance protocols

A day in the life
In this role, you'll engage in pre-silicon verification work that connects every phase of our product development journey- from initial product definition through firmware and software development.
You'll collaborate with hardware designers, software engineers, and cross-functional teams to validate complex semiconductor architectures and protocols.
Your days might include developing and executing verification test plans, analyzing simulation results, troubleshooting design issues, and participating in design reviews.
You'll work with advanced verification methodologies and tools, gaining exposure to cutting-edge technologies that define the next generation of cloud infrastructure.

As we expand our presence in Israel, we're seeking a visionary System Validation Engineer to help build our local engineering powerhouse from the ground up. This is a unique opportunity to take on meaningful product ownership in a new site, ensuring the reliability and testability of chips that power the world's largest AI clusters.


Job Description
The mission of this role is to perform system validation for our highly advanced devices, that includes defining strategy, develop tools, innovate, be creative to make sure devices are performing as they should in all aspects, logical, performance, durability, stress and more.

You will be part of the site located at Israel (Haifa - Matam), surrounded with highly experienced and professional engineers who will escort, mentor and support you on your journey in our company.

We are looking for a Post-Silicon Validation Engineer with strong hands-on experience in PCIe link bring-up, physical-layer debug, and silicon validation. Engineer will work closely with Design, Architecture, Firmware, Software, Engineering teams.

Key Responsibilities
Perform hands-on post-silicon validation.
Debug PCIe link issues including link training, LTSSM, equalization, recovery, resets, and link stability.
Analyze PCIe state-machine traces, protocol traces, registers, logs, eye diagrams, and lab measurements.
Drive complex issues from initial failure through root-cause analysis and final resolution.
Work closely with silicon, firmware, software, architecture, and signal-integrity engineers to isolate issues across HW/FW/SW boundaries.
Validate PCIe functionality across different generations, platforms, configurations, and operating conditions.
Develop and execute PCIe validation plans, stress tests, corner-case scenarios, and interoperability tests.
Develop automation to improve validation coverage, debug efficiency, and regression testing.

As we expand our presence in Israel, we're seeking a talented Staff/ Principal Design Verification Engineer to help build our local engineering powerhouse from the ground up. This is an exciting opportunity to take on meaningful ownership in a new site, developing the verification environments that ensure our next-generation AI silicon performs flawlessly.

As a Staff/ Principal Design Verification Engineer, you will be a vital contributor to the quality and reliability of our Israel R&D center. You will work on the front lines of functional verification, developing testbenches and environments that validate high-performance digital blocks, subsystems, and full-chip designs. You will tackle complex verification challenges that ensure our connectivity solutions meet the rigorous demands of the world's largest AI clusters. If you thrive on solving technical puzzles and want to play a key role in delivering cutting-edge AI infrastructure connectivity, this is your opportunity.

Key Responsibilities

Verification Environment Development
Contribute to the design and development of ASIC verification environments, focusing on unit-level and subsystem functional blocks
Develop and maintain SystemVerilog/UVM-based components including traffic generators, monitors, and checkers to ensure robust testing
Execute detailed verification plans for challenging digital designs, ensuring all functional requirements are met and verified

Coverage & Quality Assurance
Implement functional coverage models and analyze results to identify gaps in the verification process
Drive designs toward 100% verification closure through comprehensive test development
Contribute to verification methodology improvements and best practices

Debug & Cross-Functional Collaboration
Work closely with design engineers to identify, root-cause, and resolve complex hardware bugs early in the development cycle
Apply analytical skills and debugging techniques to solve intricate verification challenges
Collaborate effectively in a fast-paced, team-oriented R&D environment

As we expand our presence in Israel, we're seeking a visionary Formal Verification Engineer to help build our local engineering powerhouse from the ground up. This is a unique opportunity to take on meaningful product ownership in a new site, defining the formal verification strategy for chips that power the world's largest AI clusters.

As the Formal Verification Engineer, you will be a foundational member of our Israel R&D center. You wont just execute tasks; you will define the Formal verification strategy for chips that drive the worlds largest AI clusters. You will dive deep into the technical details, proving the correctness of complex designs and ensuring they flawlessly meet specifications.

Key Responsibilities
Own and develop formal verification environments from scratch through to sign-off.
Apply formal verification methodologies and strategies to prove the correctness of intricate designs.
Work closely with the Architecture, Design, and DV teams to identify verification needs and pinpoint design requirements.
Create robust formal environments, analyze complex RTL designs, and apply advanced formal techniques to find corner-case bugs.
Analyze verification results, identify failures, and collaborate directly with designers to resolve issues efficiently.
Architect and develop generic, common formal functions and properties to be reused across multiple projects.

As we expand our presence in Israel, we're seeking a talented Senior Design Verification Engineer to help build our local engineering powerhouse from the ground up. This is an exciting opportunity to take on meaningful ownership in a new site, developing the verification environments that ensure our next-generation AI silicon performs flawlessly.

As a Senior Design Verification Engineer, you will be a vital contributor to the quality and reliability of our Israel R&D center. You will work on the front lines of functional verification, developing testbenches and environments that validate high-performance digital blocks, subsystems, and full-chip designs. You will tackle complex verification challenges that ensure our connectivity solutions meet the rigorous demands of the world's largest AI clusters. If you thrive on solving technical puzzles and want to play a key role in delivering cutting-edge AI infrastructure connectivity, this is your opportunity.

Key Responsibilities

Verification Environment Development
Contribute to the design and development of ASIC verification environments, focusing on unit-level and subsystem functional blocks.
Develop and maintain System Verilog/UVM-based components including traffic generators, monitors, and checkers to ensure robust testing.
Execute detailed verification plans for challenging digital designs, ensuring all functional requirements are met and verified.

Coverage & Quality Assurance
Implement functional coverage models and analyze results to identify gaps in the verification process.
Drive designs toward 100% verification closure through comprehensive test development.
Contribute to verification methodology improvements and best practices.

Debug & Cross-Functional Collaboration
Work closely with design engineers to identify, root-cause, and resolve complex hardware bugs early in the development cycle.
Apply analytical skills and debugging techniques to solve intricate verification challenges.
Collaborate effectively in a fast-paced, team-oriented R&D environment.

We are looking for a Post-Silicon Validation Engineer with strong hands-on experience in PCIe link bring-up, physical-layer debug, and silicon validation. Engineer will work closely with Design, Architecture, Firmware, Software, Engineering teams.

Key Responsibilities
Perform hands-on post-silicon validation
Debug PCIe link issues including link training, LTSSM, equalization, recovery, resets, and link stability.
Analyze PCIe state-machine traces, protocol traces, registers, logs, eye diagrams, and lab measurements.
Drive complex issues from initial failure through root-cause analysis and final resolution.
Work closely with silicon, firmware, software, architecture, and signal-integrity engineers to isolate issues across HW/FW/SW boundaries.
Validate PCIe functionality across different generations, platforms, configurations, and operating conditions.
Develop and execute PCIe validation plans, stress tests, corner-case scenarios, and interoperability tests.
Develop automation to improve validation coverage, debug efficiency, and regression testing.

We are hiring a Manager Design Engineer to help architect and deliver the connectivity silicon powering the world's largest AI clusters. You'll own design execution on complex blocks across our purpose-built products, working at the cutting edge of PCIe, CXL, Ethernet, and emerging rack-scale interconnect technologies.

This is a high-impact technical role at a hyper-growth company. You'll partner closely with architecture, verification, DFT, and physical design teams to take features from spec to silicon, while contributing to the design methodology that scales with our roadmap. If you want to ship silicon that defines AI infrastructure, this is the team.

Key Responsibilities

RTL Design & Implementation
Own RTL design for assigned blocks from microarchitecture through synthesis sign-off.
Develop high-quality, synthesizable Verilog/SystemVerilog with strong attention to PPA.
Drive design reviews, lint, CDC, and timing closure activities to silicon-ready quality.

Cross-Functional Execution
Partner with architecture to translate specifications into implementation-ready microarchitecture.
Collaborate with verification on testplans, coverage closure, and bug triage.
Work with DFT and physical design teams on scan, BIST, floorplanning, and timing closure.

Technical Leadership & Quality
Mentor junior engineers and contribute to design methodology, scripts, and best practices.
Debug complex pre-silicon and post-silicon issues across RTL, gate-level, and emulation environments.
Drive structured, data-driven design decisions in support of aggressive tapeout schedules.