לוח משרות דרושים מהנדס חשמל, לחיפוש זה נמצאו 832 משרות

we are establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a highly skilled Chip Top Physical Design Engineer focusing on implementation to join our local engineering powerhouse from the ground up.
If you thrive on solving complex, unnamed challenges in deep-submicron processes, your place is with us.
As a Physical Design Engineer, you will be a key hands-on member of our PD Team in the Israel R&D center. You will execute the physical design of the SoC Top level for chips that drive the worlds largest AI clusters. You will be deeply involved in all PD disciplines of the chip, driving the tape-out (T.O.) GDS to meet strict signoff criteria (Timing, LVS, EMIR, DRC, PV, etc.), ensuring our silicon meets the extreme performance, power, and area (PPA) targets required for AI scale.
Key Responsibilities
Execute SoC Top-level physical design and actively drive full-chip convergence
Perform Top-Level physical implementation, including floor-planning, Place & Route (P&R), Clock Tree Synthesis (CTS), Power/Clock distribution, Power Integrity, and Timing/Physical signoff
Work closely with the Architecture, Design, DFT, and Product teams to achieve optimal Power, Performance, and Area (PPA). This involves participating in feasibility studies for new architectures and optimizing runs to ensure the best Quality of Results (QoR)
Resolve complex signal integrity, thermal, and power challenges inherent in high-speed connectivity silicon
Collaborate closely with the Package team on Bump-map-to-Ballout design, taking all signal integrity aspects into consideration.

Our HW team designs innovative end-to-end connectivity solutions for GPU servers. Our products optimize data center performance and deliver industry-leading bandwidth and scalability. Our products are focused on delivering the most optimized power - performance communication solutions for industries like AI, ML, Cloud, Media and Entertainment as well as any other industry that can benefit from our Datastream acceleration.



What you'll be doing:

Lead Pioneering Switch System design from concept to mass production.

Collaborate and integrate with all HW project fields: Board Design, Mechanics, Thermal, PCB Layout, Production, Software/Firmware, RTL and more.

Project decision maker - Technical focal point.

The position consists of product specification definitions, electrical schematics, component selection, layout guidance, hands-on testing in a lab environment, accompanying production and qualification processes.

We are now looking for a Power Optimization and Analysis Engineer! We prides ourselves on having energy-efficient products. We believe that continuing to maintain our products' energy-efficiency compared to competition is key to our continued success. As part of the u/arch team in the Switch group, you will be responsible for analyzing full chip and unit-level power data and driving the FE/BE ASIC teams to improve their units power efficiency; you will be responsible for researching, developing, and deploying methodologies to help our products become more energy efficient. Key responsibilities include developing techniques to model, analyze, and reduce power consumption of our Switches product line.

As a member of Switch u/arch Team, you will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, and Physical Design teams to study and implement power analysis and reduction techniques for our next generation switches. Your contributions will help us gain early insight into energy consumption of graphics and artificial intelligence workloads, and will allow us to influence architectural, design, and power management improvements.

What You'll Be Doing:

Use internally developed tools and industry standard pre-silicon gate-level and RTL power analysis tools, to help improve product power efficiency.

Develop and share best practices for performing pre-silicon power analysis.

Perform comparative power analysis, to spot trends and anomalies, that warrant more scrutiny.

Interact with architects and RTL designers to help them interpret their power data and identify power bugs; drive them to implement fixes.

Select and run a wide variety of workloads for power analysis.

Prototype new architectural features in Verilog and power analysis.

we are establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a highly skilled Physical Design Engineer specializing in SoC EMIR to join our local engineering powerhouse from the ground up.
This is a unique opportunity to take on meaningful technical ownership in a new site, executing the backend power methodologies for chips that power the world's largest AI clusters. As an EMIR Engineer, you will be a core technical contributor ensuring the power robustness and long-term reliability of our high-performance connectivity silicon.
You will be responsible for SoC EMIR Analysis to ensure our products meet aggressive voltage drop and reliability targets in advanced FinFET process nodes, directly impacting the performance and yield of chips operating in the worlds most demanding AI and cloud environments.
Key Responsibilities
Take responsibility on IR drop analysis and signal/power electromigration (EM) of very complex chip
Collaborate closely with Physical Design team to insure a full power integrity
Be responsible on IR architecture for timing convergence
Partner with Package Design engineers to perform Chip-Package co-analysis (CPM)
Understand root-cause analysis for voltage drop violations and EM risks
Be responsible and go-to person for any IR related issues.

we are establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a highly skilled Static Timing Analysis (STA) Engineer to join our local engineering powerhouse from the ground up.
This is a unique opportunity to take on meaningful technical ownership in a new site, executing the sign-off methodology for chips that power the world's most advanced AI clusters. As an STA Engineer, you will be deeply involved in the STA activities from chip partition and time budgeting through to final sign-off. You will bridge the gap between Architecture, Design, DFT, and Physical Design to ensure our high-performance silicon meets the aggressive timing targets required for next-generation connectivity.
Key Responsibilities
Execute the STA flow and sign-off methodologies, ensuring our products meet rigorous timing criteria for the most demanding data center environments
Collaborate closely with Architecture, Design, DFT, and Backend teams, participating in timing reviews and working with block owners to navigate the path to sign-off convergence
Develop, optimize, and manage complex SDC constraints, ensuring they are accurate and robust across multi-scenario environments
Analyze and resolve challenges related to cross-chip clock distribution networks and apply sophisticated margining techniques to ensure robust silicon across all process corners
Participate in design methodology improvements and tool automation, utilizing both industry-standard EDA tools and custom scripts to make our sign-off process faster and more efficient.

We are now looking for a verification engineer for our FC Switch Silicon team. As a FullChip verification Engineer in our Networking business unit, you'll join a group of passionate engineers to design and implement the next generation state-of-the-art Switch Silicon chips. In this position, you'll make a real impact in a dynamic, technology-focused company while developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency!

What you'll be doing:

Work in a FC verification team within the Switch silicon.

Dynamic verification environments planning for units infrastructures and system level.

Work closely with multiple teams within organizations such as Architecture, u-arch, Full chip Micro-Architecture, BE, and FW.

Responsible to drive the FullChip verification execution, including staging plan of the projects and deliveries.

Our Networking System Product Engineering group is looking for an excellent Software Engineer. The position requires an understanding of HW and SW to provide stable, efficient, smoothly running production tests, to enable high availability, while ensuring the quality of the products being shipped to customers. You will lead the development of our products and raise the bar of the software development quality in the group. We have crafted a team of extraordinary people, whose mission is to push the frontiers of what is possible today and define the platform of tomorrow.

What youll be doing: 

Design and develop automated tests for networking Switches and Adapters while working closely with the HW, ASIC, and SW Engineering teams to achieve a reliable test with high coverage.

Exposed to various aspects of design, DFT, and test of our next-generation network products.

Take a significant part in the definition and development of tests from the development level to the final test of Network-Systems.

Utilize test suites to find, debug and resolve problems with production process.

Ability to drive projects to full execution in time and working under pressure of schedule and multi project environment.

Supporting and fixing bugs of existing code. Supporting production lines for: deployments, patches, maintenance.

Test Verification and Validation (both HW and SW). Troubleshooting and streamlining/optimizing our testing procedures.

We are seeking a Strategic Account Director to develop and execute comprehensive sales strategies for our largest global accounts. You will establish and cultivate strategic customer relationships, driving EDA software, services, and hardware sales to meet revenue targets. Working collaboratively across a global sales and technical team, you'll support customer initiatives and identify new business opportunities. Successful Strategic Account Directors excel at building and expanding business within high-profile customers and have a passion for creating transformational partnerships.
Key Responsibilities:
Develop and execute business plans and sales strategies for EDA products and services, leveraging expertise from Technical Sales and Finance partners; communicate plans regularly with senior leadership
Oversee the development of comprehensive technical execution plans to achieve strategic objectives; track results across cross-functional, worldwide teams and maintain continuity with key stakeholders
Lead regular management review meetings (MRMs) and technical review meetings (TRMs) with EDA executive leadership and customers to align on progress and priorities
Build and maintain strong, quality customer relationships based on trust, transparency, and mutual success
Provide visibility and strategic direction to the global account team; establish clear vision with measurable goals and track team performance against objectives
Recognize and celebrate significant contributions while fostering a collaborative, high-performing team environment

We are seeking a highly skilled Data Platform SW Engineer to join the Applied Networking AI group. In this role you will help develop advanced data acquisition solutions for the fields of predictive-maintenance, root-cause analysis and AIOPS. You'll collaborate closely with subject-matter-experts (SMEs), applied-researchers, architects, data-engineers and other stakeholders to push the envelope forward in using cutting-edge technologies and data-driven insights to improve our products.

As a key contributor you will develop and own metric-extraction, measurement and telemetry tools that enable a high resolution viewpoint into the hardware. You will experiment and iterate fast and in collaboration with applied-researchers to improve our ML diagnostic and prediction toolkit.

What you'll be doing:

Lead the development of advanced metric and measurement tools for real-time data collection and processing, to enable a high resolution viewpoint into the full set of HW components that compose our AI factory solutions (GPUs, networking interfaces, etc).

Work alongside applied-researchers to experiment and iterate on the bridge between metrics and ML.

Partner with architects and product managers to gain a deep understanding of our hardware and roadmap.

Collaborate with data-engineers to enable high resolution tools at scale.

We are now looking for a motivated Chip Architect to use your creativity to work on the ConnectX network adapter with the highly inventive and knowledgeable team.

What you'll be doing:

Define the Network Adapter chip architecture end to end from the market requirements through design and all product life cycles (post/pre-silicon, on deployments). Work with related industry standards & customers on deploying your tech.

Collaborate with teams across teams (physical design, logic design, system software, firmware, applications)

Work on proof of concepts and advance development projects.

Perform research and analysis for current and future architectures.

Craft product design specifications.

Serve as a focal point within the organization and distribute the knowledge that you acquire.

The company's Advanced Research (ARG) team in Yokneam is looking for a Senior Electro-Optical / Board Design Engineer for research and development. The ARG group is doing research and development of next-generation electro-optical devices and EO sub-systems for high-speed communication. Our solutions include laser diodes, photo-diodes, modulators, and electronics for use in optoelectronics. The selected candidate would work as part of a multi-disciplinary team, composed of engineers and researchers, supporting the development of future components and systems, for current and next generations.


What youll be doing:

Take part in research and development of next-generation electro-optical devices and EO sub-systems for high-speed communication.

The candidates tasks will include electrical specification of EO sub-systems and evaluation boards, schematic design, component selection and characterization, layout considerations and implementation, Fabrication and Assembly guidance.

Hands-on development and testing within Data Center interconnect lab environment.

We are seeking a highly motivated Senior Deep Learning Researcher to join our team! This is an outstanding opportunity to conduct impactful research and develop the next generation of large language model (LLM) inference algorithms. You will work on technologies that directly enhance our software, making the latest LLMs more efficient and accessible for users worldwide.

By joining us, you will be part of a strategic effort to establish us as the definitive platform for high-performance LLM inference. You will engage with our skilled problem-solvers and top organizations, crafting AI technology advancements.

What you'll be doing:
Research, invent, and implement groundbreaking algorithms for LLM inference to advance the state of the art in both low-latency and high-throughput scenarios.

Translate research into practical software solutions that directly impact our products and customers.

Collaborate with internal research, engineering, and product teams across the globe to drive the development of advanced inference technologies.

Analyze the performance of new algorithms on our latest hardware, identifying bottlenecks and opportunities for algorithmic optimizations.

Partner with leading scientific organizations and industry pioneers to remain at the forefront of technological advancements and integrate the latest innovations into practical applications.

We are looking for a performance modeling architect to join the team and shape, optimize, and explore our future networking chips and solutions. The role is cross-disciplinary, collaborating with hardware, software, and research our teams across the wider. You will lead workgroups towards technical solutions that will influence the heart of cutting-edge networking products. You will solve complex problems, develop innovative solutions and be instrumental in determining the architecture of our next generation of networking solutions.



What you'll be doing:

Thoroughly understand our networking solutions across all performance related aspects.

Develop a C++ simulation model to define and evaluate architectural options for our next generation of networking products.

Understand different trade-offs related to solving performance bottlenecks.

Collaborate and lead technical solutions within architecture, research, hardware, and software teams.

Analyze and model the communication patterns of key DL, GAI, inference, and training applications.

Explore innovative ideas to improve and optimize our chip systems performance.

We are now looking for a Senior Chip Design Engineer to join our Switch Silicon team. As a Chip Design Engineer in our Networking business unit, you'll join a group of passionate engineers to design and implement the next generation state-of-the-art Switch Silicon chips. In this position, you'll make a real impact in a dynamic, technology-focused company while developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency!

What You'll Be Doing:

Work in a design/verification team which develops core units within the Switch silicon as a dynamic verification or RTL design engineer.

Build reference models, verify and simulate chip blocks/entities according to specifications under challenging constraints with high orientation to power, area, and performance.

Design RTL of units/blocks according to Arch. specifications under challenging constraints with high orientation to power, area, and performance.

RTL synthesis, timing, supporting verification, and silicon post TO activities.

Work closely with multiple teams within organizations such as Architecture, u-arch, Full chip Micro-Architecture, BE, and FW.