לוח משרות דרושים מהנדס חשמל, לחיפוש זה נמצאו 849 משרות

Our Networking IC Product Engineering team is looking for a Post Si Characterization and Validation engineer, to take part of Network ASIC, SOC and SiPh ICs characterization efforts of speed, logic, memory, power and analog circuits both using ATE and system level testing. We are in need of hardworking and motivated engineers. Do you have passion for data analysis, post-Si hand on work and problem solving? We will be happy to have you on our team!

What you'll be doing:

The position includes taking ownership of characterization of IC performance and power parameters, developing new characterization and analysis capabilities, enabling the qualification of new and improvement of future products. You will define and build the required tests, perform the analysis and present the results and conclusions to a wide forum including leading designers and high-level executives.

Take important part in definition of requirements for post-SI validation, as well as IC power and performance characterization.

We offer an exciting work environment, with many new learning experiences and interactions with people from different aspects of the company. Our company employs some of the best engineers in the communication field from all across the world, working on innovative technology and developing new and daring projects.

We are searching for hardworking engineers, that will lead new projects starting from the product definition phase, until the mass-production phase, working closely with several other teams, including chip design, power architecture, and BE.

We are looking for a performance modeling engineer to join the team and shape, optimize, and explore our future networking chips and solutions. The role is cross-disciplinary, collaborating with hardware, software, and research teams across the wider company. You will lead workgroups towards technical solutions that will influence the heart of cutting-edge networking products. You will solve complex problems, develop innovative solutions and be instrumental in determining the architecture of our next generation of networking solutions.

What you'll be doing:
Thoroughly understand our networking solutions across all performance related aspects.
Develop a C++ simulation model to define and evaluate architectural options for our next generation of networking products.
Understand different trade-offs related to solving performance bottlenecks.
Collaborate and lead technical solutions within architecture, uarch, hardware and software teams.
Analyze and model the communication patterns of key DL, GAI, inference, and training applications.
Explore innovative ideas to improve and optimize our chip systems performance.

The System-On-Chip (SOC) group is looking for a strong RTL Design Engineer to own the SOC clocking logic for our next-generation networking chips. Clocks are the backbone of the SOC. In this role you will own the clock generation, distribution, and control logic for the entire chip - PLL and reference clock integration, clock muxing and dividers, glitchless switching, clock gating, reset synchronization, and the clock domain crossing infrastructure that every unit on the die depends on.

This is an RTL design role, not a circuit or transistor-level design role. You will translate micro-architecture specifications into high-quality synthesizable RTL, and drive that RTL through to silicon in close partnership with the micro-architecture, Design Verification, and Physical Design (backend) teams. You will also interact with CAD, Package Design, Software, and DFT teams.

What you'll be doing:

Owning the SOC clocking logic end to end: writing synthesizable Verilog/SystemVerilog RTL for clock generation, distribution, muxing, division, glitchless switching, gating, and reset synchronization, from micro-architecture specification through tape-out.

Defining and implementing the SOC clock and reset architecture together with the micro-architecture team - collecting clocking requirements from every unit on the chip and turning them into a coherent, verifiable design.

Owning clock domain crossing infrastructure and CDC closure across the SOC.

Partnering with the micro-architecture team to review specifications, close on design intent, and provide feedback on implementation cost, timing, area, and power.

Working hand-in-hand with the Physical Design (backend) team on clock tree implementation and constraints, partitioning, floorplan and timing feedback, trial synthesis, congestion and timing convergence, and physical design readiness.

Supporting Software and firmware teams on clock programming sequences, DVFS, and low-power/clock-shutdown flows.

Driving design quality: lint, CDC/RDC, formal checks, synthesis QoR, connectivity and structural checks.

Supporting SOC-level chip build and assembly, and developing/deploying automation flows that make RTL integration and design quality checking repeatable and scalable.

Supporting emulation, firmware, and post-silicon bring-up customers of your design.

The System-On-Chip (SOC) group is looking for a Senior RTL Design Engineer to serve as the technical lead for clocks development on our next-generation networking chips. Clocks are the backbone of the SOC. In this role you will lead the development of the chip's clocking logic - PLL and reference clock integration, clock generation, distribution, muxing and dividers, glitchless switching, clock gating, reset synchronization, and the clock domain crossing infrastructure that every unit on the die depends on.

This is an RTL design and technical leadership role, not a circuit or transistor-level design role. Working from the clock architecture defined with the architecture and micro-architecture teams, you will lead its implementation in RTL, guide other engineers contributing to it, and drive it through to silicon in close partnership with Design Verification and Physical Design (backend). You will also interact regularly with CAD, Package Design, Software, and DFT teams.

What you'll be doing:

Acting as the technical lead for SOC clocks development - leading the implementation of the clocking logic from specification through tape-out and bring-up.

Working with the architecture and micro-architecture teams on the SOC clock and reset scheme: collecting clocking requirements from units across the chip, feeding back implementation and timing considerations, and translating the agreed scheme into a verifiable design.

Writing and reviewing synthesizable Verilog/SystemVerilog RTL for clock generation, distribution, muxing, division, glitchless switching, gating, and reset synchronization.

Leading and mentoring other RTL engineers working on clocking: reviewing designs, setting coding and quality standards, and distributing work across the team.

Working hand-in-hand with the Physical Design (backend) team on clock tree implementation, SDC/timing constraints, partitioning, floorplan feedback, trial synthesis, and timing convergence.

Partnering with Design Verification on clocking testplans, functional and gate-level debug, and coverage closure.

Supporting Software and firmware teams on clock programming sequences, DVFS, and low-power/clock-shutdown flows.

Representing clocking implementation in cross-functional design reviews with architecture, PD, DV, DFT, and CAD stakeholders.

As a chip design Engineer in our Networking business unit, you'll join a group of passionate engineers to design and implement the next generation state of the art Switch Silicon chips. In this position, you'll make a real impact in a dynamic, technology-focused company while developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency!

What you'll be doing:

Work in a combined design and verification team which develops some of the switch silicon core units

Build reference models, verify and simulate chip blocks/entities according to specifications under challenging constraints with high orientation to power, area, and performance.

Work closely with multiple teams within organizations such as Architecture, Micro- Architecture, and FW.

The Networking Application Engineering team is looking for an experienced networking engineer, with wide knowledge in networking systems with focus on physical layers, to join the team and support groundbreaking technology. As a AI Networking Application Engineer one will have a real impact on the business, while working closely with our customers and R&D teams.

What youll be doing:

Gain our customers trust and understand their needs.

Support new supercomputers and AI fabrics technologies.

Solve complex issues while leading highly visible customer issues.

Work closely with various R&D teams and develop features for our customers.

Provide constructive feedback to engineering and marketing regarding products requirements.

We are looking for an experienced Team Lead for the NIC FW verification infrastructure team. In this role, you will lead the verification infrastructure - ensuring testing infrastructure stability, scalability, and continuous improvement - while guiding the development of advanced modules and methodologies. You will be responsible for driving the teams technical direction, supporting the evaluation of data and control path for new features, and ensuring high-quality deliverables that meet the expectations of industry-leading customers. As a leader, you will mentor and grow a team of engineers, foster a culture of ownership and execution, and collaborate closely with NVIDIAs networking NIC FW teams.

What you will be doing:

Lead and drive team execution end-to-end, combining managerial ownership with hands-on technical contribution - including ownership of the verification testing domain, its flows, coverage and the regression cycle.

Develop deep expertise in NVIDIA technologies, with a strong focus on FW functionality with corresponding interfaces with HW and SW.

Drive team execution by setting clear priorities, removing blockers, and ensuring high-quality, timely delivery - while maintaining a high bar for technical excellence and clearly communicating priorities, trade-offs, and status to stakeholders.

Define and continuously improve testing methodologies, including leading retrospectives for missed bugs to identify gaps - driving actionable changes to test coverage, flows, and verifiers.

Act as a technical leader within the team, contributing to design discussions, mentoring engineers, and actively participating in high-level design and code reviews.

We are looking for an outstanding Senior Networking Software Architect to join the NIC/DPU Software and Firmware Architecture group. In this role, you will help define the next generation of our datacenter and AI networking platforms, with focus on DPU management, QoS, performance, telemetry, and software architecture across stacks. You will work closely with hardware designers, firmware/kernel driver teams, system engineers, validation, product management and customers. The role spans early architecture definition, pre-silicon design, bring-up, and production readiness for large-scale AI and cloud datacenter deployments.

What Youll Be Doing:

Own software and system architecture for next-generation DPU management, QoS, performance, telemetry, and observability features.

Define end-to-end control and management flows across DOCA, host drivers, embedded firmware, BMC, management controllers and external management systems.

Specify telemetry and observability requirements, including counters, logs, traces, events, health monitoring, debug data, and streaming telemetry.

Define management interfaces and APIs for configuration, provisioning, lifecycle operations, diagnostics, and field serviceability.

Write clear architecture specifications, interface definitions, flow diagrams, and design documents for software, firmware, and system teams.

Partner with R&D teams to translate high-level architecture into implementable designs and guide features through development, validation, silicon bring-up, and production.

Analyze system performance bottlenecks, interoperability issues, telemetry gaps, and customer-reported issues, then feed learnings into future architecture.

Collaborate with system and cluster architects to ensure NIC/DPU features fit end-to-end AI datacenter and cloud networking designs.

We are looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you'll be doing:

Physical design of blocks according to specifications under challenging constraints targeting for the best power, area, and performance.

Be exposed and work on a variety of challenging designs (including high cell count and HS blocks). Resolving complex timing and congestion problems.

Daily work involves all aspects of physical design chip development (RTL2GDS) - synthesis, power and clock distribution, place and route, timing closure, power and noise analysis, and physical verification.

Taking part inflows development.

We are seeking a Senior System Management Architect to lead the management architecture for our advanced SmartNIC cards. You will be the resident expert for SmartNIC system management, ensuring that NIC ASICs, Baseboard Management Controllers (BMCs), MCUs, CPUs, and CPLDs operate in perfect unison. You will own the lifecycle management specifications for SmartNIC platforms-from factory provisioning and day-one deployment to complex orchestrated reset flows and secure recovery. If you are someone who enjoys looking at a high-level system diagram and then immediately diving into the I2C/I3C bus topologies and PLDM command structures required to make it work, this role is for you.

What you'll be doing:

System Architecture & Flow Definition: Define and document comprehensive production, provisioning, update, recovery and reset flows for SmartNIC cards. Crucially, you will ensure that these board-level architectural decisions perfectly align with and support overarching platform-level needs, orchestrating seamless coordination between the NIC ASIC, BMC, CPU, and peripheral components.

Security & Provisioning: Specify security provisioning flows including OTP fusing, secure boot enablement, attestation key injection, certificate chain management, RPMC key derivation, and PQC (Post-Quantum Cryptography) requirements. Define IPN-to-OPN transition and component locking procedures.

Protocol Implementation & Guidance: Specify the use of standard management protocols (MCTP, PLDM, SPDM, NC-SI) across internal board interfaces to achieve secure boot, firmware updates, and telemetry gathering.

Hardware/Software Intersect: Dive deep into device-level hardware and software behaviour. Define CPLD logic requirements, power-sequencing dependencies, and reset orchestration (e.g., handling PCIe PERST#, SBR, and forced resets) for multi-host and standalone SmartNIC environments.

Interface Management: Architect intra-board communication pathways using PCIe, I2C/I3C, USB, and SPI, ensuring robust out-of-band (OOB) and in-band management connectivity.

Cross-Functional Leadership: Collaborate tightly with Production teams, Hardware and Firmware Engineering, NIC FW/Driver teams, and QA to translate your architectural specifications into implementable, testable realities.

Technical Documentation: Author rigorous technical specifications, test plans, and architectural design documents to guide both development and factory production.

Join us, the industry leader in high-speed communication devices, as a Physical Design Engineer in our Networking Silicon engineering team. You will develop innovative chips with outstanding efficiency and minimal latency. This opportunity lets you be part of a team leading modern technology, where your contributions will have a meaningful impact in a dynamic and inventive environment. We value collaboration, inclusion, and excellence, ensuring our technology remains world-class and our team members are supported to succeed.

What you'll be doing:

Engaging in the physical build of blocks according to specifications under challenging constraints, targeting efficient power, area, and performance.

Working on a variety of exciting builds, resolving complex timing and congestion issues with precision.

Engaging in all facets of physical chip build development (RTL2GDS), including synthesis, power and clock distribution, place and route, timing closure, power and noise analysis, and physical verification.

Contributing to flow development to improve and innovate our processes.

Collaborating with a team of outstanding engineers to achieve flawless integration and implementation of builds.

Our Networking Product Engineering is looking for a Development Quality Manager to join the NPE management team and lead quality methodology across a broad engineering organization.

In this role, you will define and drive the quality operating model across product development, design, validation, NPI, manufacturing transfer, and field-learning interfaces. You will work across teams that develop products as well as internal engineering deliverables such as test boards, testers, and validation infrastructure, ensuring that quality is designed in from concept through production and beyond.

This is a high-impact leadership role for someone who can combine engineering depth, structured quality methods, and strong cross-functional influence.

What youll be doing:
Lead quality activities throughout the product lifecycle, from concept through NPI and manufacturing transfer.
Define and improve development quality processes and frameworks across design, engineering, test, and V&V.
Participate in design reviews, providing quality input and milestone-readiness guidance.
Lead risk management activities, including FMEA and preventive quality methods.
Drive root-cause investigations and ensure effective CAPA implementation and closure.
Define, monitor, and report quality KPIs to NPE leadership.
Collaborate with R&D, reliability, manufacturing, supply chain, and operations partners.
Support audits and ensure compliance with internal and external requirements.
Serve as the primary NPE interface to Hardware and Operations Quality teams, driving organizational learning and governance across test assets.

Our Advanced Development Network Engineer role in Israel offers a special chance to contribute to large-scale network simulations for innovative AI datacenter research and development. You will be part of a dynamic team that values creativity and collaboration. If you are enthusiastic about technology and eager to build a significant difference, this is the place for you!

What you'll be doing:

Developing a brand new digital twin powered by CUDA technology for advanced research on data centers.

Collaborating with a team of extraordinary engineers and researchers to develop and implement innovative solutions.

Partnering with diverse teams to ensure smooth integration and deployment of network solutions.

Continuously exploring new technologies and methodologies to improve our network capabilities.

Our HW team in Israel is looking for an experienced System Engineer to join the Hardware Switch Group. The team leads the development of networking infrastructure for our next-generation data centers focusing on accelerated performance while enabling optimized end to end GPU connectivity.

What you'll be doing:
CPO (Co Package Optic) Switch System architecture and design from concept to mass production.
Define the HW requirement, HW arch, board partition and lead electro-optic-mech concept. In addition - design/review HW aspects such as schematics, component selection, layout, opto-mechanics, DFM/T.
Collaborate and integrate with all HW project fields: Board Design, Mechanics, Thermal, Production, Software/Firmware, RTL and more.
The position consists of hands-on testing in lab environment for electrical and optical integration & validation, including problem solving while accompany production and qualification process.

As a member of our CAD team, you will architect, develop, maintain and improve physical design verification (PDV) flows. The role requires you to work on flow and run-set development for various technology nodes and tool sets. Working alongside the CAD team, you will be collaborating with the custom digital/analog/mixed-signal design, physical design (PD) and chip integration teams. You will need to have a deep understanding of design rule checks (DRC) and layout versus schematic (LVS) runsets, writing from scratch and/or modify existing ones. Also, you should have worked with Dummy Metal Fill generation and Design for Manufacturability (DFM) rules at different technologies.
Responsibilities
Develop, improve and maintain all aspects of physical verification flow and methodology
Coordinate the effort of validating flows, improving for custom checks and data generation
Work with the design and PD teams to facilitate the chip design process
Code custom PDV rule decks such as Electrical rule checks (ERC) and Programmable ERCs
Collaborate with tool vendors and foundries for PDK performance enhancements