לוח משרות דרושים חשמל ואלקטרוניקה, לחיפוש זה נמצאו 2,322 משרות

DRS RADA Technologies , a defense company manufacturing life-saving radar systems, is looking for Technicians to join the Final Testing Department at our Beit She’an facility. The Final Testing Department is responsible for conducting final inspections of radar systems throughout the manufacturing process, ensuring their proper operation, performance, and compliance with technical requirements and specifications. The position includes performing a variety of electrical, functional, and environmental tests on radar systems, using advanced testing and measurement equipment. Job Description:
* Conduct final inspections and verify the proper operation of radar systems following completion of the manufacturing and integration processes.
* Perform calibration processes for radar systems in accordance with technical requirements and specifications.
* Conduct testing in Anechoic Chambers to evaluate radar performance under controlled conditions.
* Perform environmental tests simulating field conditions, including heat, cold, vibration, and varying environmental conditions.
* Operate testing equipment and systems, perform measurements, and analyze test results.
* Identify faults and deviations detected during testing, perform initial troubleshooting and analysis, and work with engineering and professional teams to resolve issues.
* Document test results in accordance with work procedures and quality requirements.
* Work according to defined testing procedures, engineering specifications, and stringent quality and reliability standards.
* Working hours: 8:00–17:00. Once a month, one night-shift week (20:00–6:00), including a weekend shift.

Write and review micro-architecture specifications

Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements

Contribute to full chip integration, timing methodology, and analysis

Collaborate with verification engineers to resolve bugs and achieve coverage closure

Work with the physical design team to close timing and PnR issues

Support design methodology evolution and best practices

Perform debug, root-cause analysis, and post-silicon validation in the lab

Our New Product Introduction (NPI) team is growing, and we're looking for a highly motivated and diligent Engineering Vendor Manager to join us. In this critical role, you'll be responsible for the engineering project management of our most strategic and technologically advanced components and suppliers, ensuring on-time delivery of the highest quality and reliability of components for our groundbreaking products.


What you'll be doing:
Manage the product as a project - Define the timeline for having our designs out, manage quality meetings, set full road map for quality, capacity and automation as readiness towards HVM.
Lead engineering engagement with strategic and critical suppliers for new product introductions (NPI) and ongoing production, identify potential risks, critical parameters, and areas for optimization.
Define and implement clear monitoring and documentation requirements for key process steps to ensure consistency and quality.
Establish comprehensive quality criteria and outgoing quality control (OQC) procedures at suppliers prior to shipment.
Monitor and analyze supplier yield data, production metrics, and quality performance to identify trends and drive corrective actions.
Lead and align our internal engineering teams (Design, Product, Reliability, Quality) - teams that do not report to you - to ensure supplier capabilities align with product requirements and committed timelines.
Conduct supplier technical audits and provide mentorship on standard processes in manufacturing and quality control.
Own issues end to end - drive the investigation to root cause and come to the table with a recommended solution, an implementation plan, and an owner, not only with a flagged problem.

We are transforming the industry and building a new internet for the 5G era, providing a unified, programmable silicon architecture that is the foundation of all future routing products.

Our devices are designed to be universally adaptable across service providers and web-scale markets, designed for fixed and modular platforms. Our devices deliver high speed without sacrificing programmability, buffering, power efficiency, scale or feature flexibility.

Cisco Silicon One is a revolutionary, ground-breaking technology for our customers and end users for decades to come! The Internet now has a new faster, better, safer engine!

As SIPI engineer youll be required to design and analyze high speed analog/digital signals for networking products, with emphasis on high speed signal and power analysis of ASIC, Package and PCB. Model/simulate/characterize high speed systems, including high speed I/Os, chip packages, printed circuit boards, and system interconnects. Overcome the challenges of ultra-high data rate and cutting-edge technology. We use the latest silicon technologies and processes to build largest scale and most complex devices at the edge of feasibility.

You will lead sophisticated, multi-functional programs spanning silicon development, firmware, and system delivery, driving execution from initial concept through production. You will collaborate with engineering and operations teams to deliver high-quality solutions, craft effective processes, and ensure strategic alignment across the organization.

Specific Responsibilities include:

Driving end-to-end program execution for the Silicon One ASIC software ecosystem, including integration with industry-leading network operating systems.
Serving as a key interface for New Product Introduction (NPI) programs for next-generation Cisco Silicon One devices.
Leading cross-functional alignment across engineering teams in a globally distributed environment.
Owning program schedules, milestones, dependencies, risk management, and executive communications.
Partnering with software engineering leaders to ensure tight hardware/software co-development and integration.
Liaising with Cisco internal business units and customers to collect requirements and manage prioritization across competing stakeholder interests.
Driving accountability for outcomes while working through influence in environments with high ambiguity, rapid change, and ambitious timelines.

Spearhead innovative silicon architecture for AI infrastructure, guiding board design from concept through to mass production.

Act as the technical decision-maker for the project and collaborate with cross-functional teams in mechanics, thermal, PCB layout, and software/RTL.

Define product specifications, develop electrical schematics, and guide component selection.

Conduct hands-on testing in a lab environment and drive the PCB bring-up, characterization, and debugging stages.

You will own the complete EVB hardware bring-up process from initial power‑on through release to internal engineering teams. This role is highly practical and technical, responsible for identifying and resolving complex board- and ASIC-level hardware issues, documenting findings, and driving corrective actions.

Key responsibilities
Own and execute complete EVB hardware bring-up, validation, and qualification activities in the lab.
Perform initial board power‑up, verify power rails and sequencing, validate clocks and resets, and exercise interfaces.
Lead hands‑on debugging and root‑cause analysis of board‑level and ASIC-related hardware failures.
Read and use complex hardware schematics and PCB layout data as primary debugging tools; review PCB manufacturing data when investigating failures.
Perform detailed lab measurements (oscilloscopes, VNAs, logic analyzers, power supplies, electronic loads) and correlate results with schematics, layout, ASIC requirements, and simulations.
Collaborate with SI and PI teams to investigate signal-quality, channel-loss, reflections, power-delivery, and noise issues.
Work with FPGA and BSP/SW engineers during initial system bring-up and debugging.
Document bring-up procedures, debug findings, measurements, known issues, workarounds, and solutions.
Support manufacturing and assembly debug (PCB, SMT, soldering, component and assembly-related failures).
Drive hardware issues through identification, root‑cause analysis, corrective action, implementation, and final validation.

Our team focuses on the PHY and system aspects of our devices, including PHY firmware, calibrations, system definitions, operations, and post-silicon validation.

Key responsibilities include:

Working with the latest silicon technologies and processes to build large-scale, complex devices at the forefront of feasibility.
Contributing to the development of PHY firmware and system calibrations.
Participating in system definitions, operations, and post-silicon validation activities.

What Youll Do:

Our unique design center integrates all silicon hardware and software development disciplines under one roof. We are revolutionizing the industry by building a new internet for the 5G era, with a unified, programmable silicon architecture that will underpin future routing products. Our devices are designed for adaptability across service providers and web-scale markets, delivering high speed without compromising programmability, buffering, power efficiency, scale, or feature flexibility.

We are seeking a high-driven, results-oriented multidisciplinary orchestrator to act as the primary catalyst for our development infrastructure. In this role, you will operate at the critical intersection of product strategy, hardware engineering, and lab operations, serving as the connective tissue that aligns disparate teams under a unified goal. You will be responsible for driving cross-functional alignment across the organization, effectively managing stakeholders with differing ownership to ensure infrastructure roadmaps scale alongside product milestones. This position requires a self-starter comfortable pushing for success in ambiguous environments, where you will translate high-level strategy into the tactical execution of the physical and virtual ecosystems that power our development lifecycle.

Your Impact

You will own the end-to-end lifecycle of infrastructure projects, ensuring that our Sanity Test Beds and development environments are optimized to meet aggressive product launch timelines. By bridging the gap between engineering roadmaps and infrastructure requirements, you will serve as the engine that ensures our teams have the right resources at the right time, regardless of technical or organizational complexity.

Key Responsibilities

Strategic Orchestration & Alignment

Unified Roadmap Integration: Translate complex product development roadmaps into long-term infrastructure requirements, driving cross-functional alignment between silicon milestones and lab availability.
Stakeholder Management: Act as the primary liaison between hardware engineering, software development, procurement, and lab operations; navigate competing priorities among stakeholders with differing ownership to keep teams synchronized.
Ambiguity Management: Proactively identify project roadblocks and navigate ambiguous environments to push critical-path dependencies to resolution.
Operational Velocity: Drive continuous improvement in infrastructure processes, identifying and removing friction to increase overall engineering velocity.
Operational Oversight & Execution

Strategic Capacity Planning: Lead high-stakes capacity management efforts, forecasting needs for power, rack space, and compute resources to proactively eliminate infrastructure bottlenecks.
Lifecycle Ownership: Oversee the full lifecycle of infrastructure projects-from initial procurement and technical specification through deployment, validation, and transition to operational readiness.
Visibility & Reporting: Drive the development of dashboards and reporting mechanisms to provide real-time visibility into infrastructure health, ensuring data-driven decision-making across the organization.
Vendor & Asset Optimization: Partner with cross-functional leadership to manage technical specifications, equipment lead times, and hardware lifecycles, ensuring a high-performance, cost-effective infrastructure footprint.