לוח משרות דרושים מהנדס חשמל בשרון

Write and review micro-architecture specifications
Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements
Contribute to full chip integration, timing methodology, and analysis
Collaborate with verification engineers to resolve bugs and achieve coverage closure
Work with the physical design team to close timing and PnR issues
Support design methodology evolution and best practices
Perform debug, root-cause analysis, and post-silicon validation in the lab

Join the PHY system team , a pivotal part of silicon development. Our team focuses on the PHY and system aspects of our devices, including PHY firmware, calibrations, system definitions, operations, and post-silicon validation.

Key responsibilities include:

Working with the latest silicon technologies and processes to build large-scale, complex devices at the forefront of feasibility.
Contributing to the development of PHY firmware and system calibrations.
Participating in system definitions, operations, and post-silicon validation activities.

What Youll Do:

Youll be part of the group driving next-generation network devices within a startup-like atmosphere inside a well-established, leading corporation.

Our unique design center integrates all silicon hardware and software development disciplines under one roof. We are revolutionizing the industry by building a new internet for the 5G era, with a unified, programmable silicon architecture that will underpin future routing products. Our devices are designed for adaptability across service providers and web-scale markets, delivering high speed without compromising programmability, buffering, power efficiency, scale, or feature flexibility.

The Design for Test (DFT) team is part of the design group, which focuses on logic design, RTL development, and running verification tests. Their main role is to design test structures embedded within the chip to ensure proper functionality after manufacturing. The goal is to detect potential manufacturing defects with maximum efficiency and filter out faulty units before they reach the market.

The ideal candidate is friendly, social, easygoing, with a good sense of humor, and has the ability to learn independently. They should be located in central\north Israel (Tel-Aviv\Caesarea). Strong independent work skills and job stability are important.



What You'll Do

Work in a small, agile team with an intimate atmosphere that offers direct mentoring and broad professional growth. Insert DFT logic, perform synthesis, and run Automatic Test Pattern Generation (ATPG) to ensure hardware testability. Execute Gate Level Simulations, timing checks, and DRC checks to maintain rigorous design integrity and performance standards. Run regressions and perform deep-dive debugging on simulation failures as part of the core verification process.

Write and review micro-architecture specifications
Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements
Contribute to full chip integration, timing methodology, and analysis
Collaborate with verification engineers to resolve bugs and achieve coverage closure
Work with the physical design team to close timing and PnR issues
Support design methodology evolution and best practices
Perform debug, root-cause analysis, and post-silicon validation in the lab

You'll be joining our Silicon One Signal & power Integrity team, which is at the center of the silicon development at Cisco. Our SIPI engineers deal with all system development aspects and deliver detailed specifications to other development team. As SIPI engineer youll be required to design and analyze high speed analog/digital signals for networking products, with emphasis on high speed signal and power analysis of ASIC, Package and PCB. Model/simulate/characterize high speed systems, including high speed I/Os, chip packages, printed circuit boards, and system interconnects. Overcome the challenges of ultra-high data rate and cutting-edge technology. We use the latest silicon technologies and processes to build largest scale and most complex devices at the edge of feasibility.

we are seeking a HW Board Design Engineer for Test and Qualification team.
Your Impact

You will be responsible for hardware board design activities with a strong focus on test, qualification, and readiness for production. This role spans all phases of hardware development, from architecture and design through bring-up, validation, and qualification:

Define hardware architecture and board-level design strategy with test, qualification, SI, and PI requirements in mind

Oversee schematic design, PCB layout, and component selection

Review designs for quality, reliability, cost, manufacturability, testability (DFM/DFT), signal integrity (SI), and power integrity (PI)

Own test readiness, including support for bring-up, debugging, validation, and qualification

Work closely with FW, SW, mechanical, QA, test, and manufacturing teams

Drive design reviews, SI/PI risk analysis, and technical decision-making

Support transition from prototype to qualified hardware and production release

Ensure compliance with relevant standards and qualification requirements

We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of whats possible.
Write and review micro-architecture specifications
Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements
Contribute to full chip integration, timing methodology, and analysis
Collaborate with verification engineers to resolve bugs and achieve coverage closure
Work with the physical design team to close timing and PnR issues
Support design methodology evolution and best practices
Perform debug, root-cause analysis, and post-silicon validation in the lab

Spearhead innovative switch system design, guiding the process from concept through to mass production.
Collaborate with cross-functional teams in areas such as board design, mechanics, thermal, PCB layout, production, software/firmware, RTL, and more.
Act as the technical focal point and decision-maker for the project.
Conduct hands-on testing in a lab environment and support production and qualification stages.
Define product specifications, develop electrical schematics, and guide component selection and layout processes.

You'll be joining our Physical Design team , which is at the center of the silicon development at Cisco. Our engineers deal with all chip design aspects: definition, architecture, micro-architecture, design, verification, signoff and validation.

We use the latest silicon technologies and processes to build the largest scale and most complex devices at the edge of feasibility.

We are seeking a highly skilled and experienced multidisciplinary engineer with a strong background in system design to join our team. In this role, you will contribute to our upcoming projects and play a key part in the rapid expansion of the Ethernet market.
As a such, you will be responsible for developing high-speed digital and analog circuit boards used in Ethernet products. Your duties will include designing board schematics, overseeing PCB layout, and conducting lab . Additionally, you will be responsible for evaluating new hardware solutions, providing technical leadership in troubleshooting and reviewing schematics, layouts, and design for manufacturability (DFM), as well as managing components selection.

We are seeking outstanding Electrical Engineering graduates from top universities to join our Electrical Compliance team and gain hands-on experience with cutting-edge networking technologies and best-in-class ASIC interfaces.
Responsibilities
Operate and maintain test equipment for compliance and validation processes.
Perform switch platform testing to ensure reliability and performance.
Work with advanced ASIC interfaces, including Ethernet, PCIe, USB, SPI, UART, I2C
Assist in troubleshooting and analysing electrical compliance issues.
Collaborate with senior engineers to improve testing methodologies.
Career Growth Opportunities
Gain real-world experience in compliance testing and hardware validation.
Learn from industry-leading engineers and expand your technical expertise.
Build skills in automation, data analysis, and advanced networking technologies that are highly valued in the industry.
What We Offer
Exposure to state-of-the-art networking technologies.
Opportunity to work on real-world compliance challenges.
Mentorship from industry experts.
Learn from the best and build the future of networking
Ready to launch your career? Apply now and start building the future with our company.
Please attach your gradesheet.

We are seeking a highly skilled and motivated Electrical Validation (EV) Engineer and System Production/Testing/ATE Engineer to join our team. This position is crucial in supporting the design EV, development, and implementation of Automated Test Equipment (ATE) and production test systems.
The Electrical Validation Manager leads the electrical validation function across our company hardware platforms. This role owns validation strategy, methodology, lab infrastructure, and execution across all high-speed and control interfaces. The manager ensures robust electrical performance from early prototypes through production release and drives cross-functional alignment between design, SI, firmware, and manufacturing.
The role involves close collaboration with R&D, Quality, DevOps, and Contract Manufacturing (CM) teams to ensure the delivery of high-quality, reliable products.
Key Responsibilities
Define the electrical validation strategy for our company hardware platforms.
Own validation methodology for: High-speed Ethernet (100M-1600G), PCIe Gen1 to Gen5+, SerDes architectures (NRZ/PAM4), Control and management buses (I2C, SPI, RS-232, MDIO, etc.)
Establish structured validation plans aligned with hardware release milestones.
Build and manage a high-performance validation team.
Define lab architecture including: Equipment selection (oscilloscopes, BERTs, analyzers), Compliance platforms, Automation frameworks, Signal integrity validation environments
Drive early engagement with board design and SI teams to ensure design-for-validation.
Oversee: Compliance (IEEE, PCI-SIG, OIF), Interoperability testing, Stress and margin testing
Lead root cause analysis of electrical failures and systemic issues.
Support NPI, manufacturing bring-up, and yield improvement.
Develop automation and scalable validation methodologies.
Define validation documentation standards and sign-off criteria.
Collaborate with system architecture and software teams to ensure HW-SW integration robustness.
Manage external labs and certification processes where required.
Drive continuous improvement of validation coverage and efficiency.
Lead the full ATE development lifecycle from requirements definition to execution in production, including GUI design and Python scripting.
Develop and maintain boundary scan applications using JTAG Technologies.
Define and maintain test fixtures, including JIGs/Bed-of-Nails, etc. in collaboration with mechanical vendors.
Implement full test traceability systems for production yield and stability monitoring.
Collaborate with R&D and Quality teams to drive product quality and reliability improvements.
Provide onsite support at CM sites, including station setup, installation, training, maintenance, and debugging.
Perform in-depth failure analysis and troubleshooting at the system and component level.
Utilize and maintain a range of test equipment, including:
Work with various communication protocols: TCP/IP, Telnet, SSH, HTTP, SNMP, SFTP, SCP, FTP, RS232, GPIB, I2C, NI-VISA.
Support testing of embedded systems running on Linux platforms.

This is a high-impact technical leadership role designed for a "star" engineer who can own the entire hardware lifecycle. You will be responsible for stabilizing products from the first prototype through mass production, defining validation strategies, and managing the technical deployment of test stations at global Contract Manufacturers (CMs). You will bridge the gap between R&D, manufacturing, and field reliability to ensure world-class product quality.
Core Responsibilities
Outsourced Station & Vendor Management: Lead the design, setup, and qualification and scale-up of test stations (ICT/JTAG/FT) and debug infrastructure at CM/Outsource partners.
End-to-End Product Stabilization: Own the hardware stabilization process from the first build unit through ramp-up and transition to high-volume production.
Validation & Automation Strategy: Build comprehensive validation plans, review hardware designs for testability (DFT), and integrate automated software tests into production lines.
Advanced System Debugging: Develop hardware debug tools and methodologies to perform deep-dive failure analysis and root cause investigations on systemic issues.
Yield & Data Intelligence: Monitor and optimize yield performance using data analysis techniques to identify trends and failure modes during the NPI lifecycle.
Field & RMA Ownership: Lead technical investigations into field-deployed systems, analyzing diagnostics and telemetry to evaluate RMA claims and provide actionable engineering recommendations.
Cross-Functional Leadership: Collaborate with Mechanical NPI, Test Development, R&D, and manufacturing partners to align test requirements with business needs.
Statistical Process Control (SPC) Implementation: Establish and monitor SPC for critical manufacturing parameters to identify process "drifts" before they result in actual product failures.
Root Cause Corrective Action (RCCA): Lead the formal RCCA process for any manufacturing escapes, ensuring that the "fix" is implemented both in the hardware design and the test software.
Vendor Quality Engineering (VQE): Act as the technical quality lead for CMs and outsourced station builders, defining the "Golden Unit" standards and qualification protocols for all production lines.

We are looking for an experienced system engineer to participate and lead the development of a radio-based drone detection and mitigation system as part of the company products.

Responsibilities:
Lead features and platforms from ideas to releases.
Guide and participate in the research and analysis of both proprietary and standard radio communication protocols.
Develop and optimize algorithms for scanning, signal separation, antenna selection, etc.
Define requirements and guide other multi-disciplinary teams (SW, Modem algorithms, DSP, and FPGA) through implementation and debugging.
Analyze and define complex system behaviors, state machines, algorithms, and event-response logic, including radio link budget considerations.
Perform independent, hands-on debugging and optimization for system problem-solving using tools like MATLAB, Python, Excel, and other log analysis software.
Gain a deep understanding of the full system to guide and support development, testing and validation teams.

We are looking for a talented communication PHY algorithms engineer to join our growing, highly motivated, and skilled modem research team, to lead and participate in research of proprietary wireless communication signals and design modulators, demodulators as part of our counter-drone cyber-based product.
Responsibilities:
Research and analysis of proprietary air interface: algorithm research of sampled wireless signals using MATLAB or Python, to define all radio characteristics including sample rate, modulation scheme, error corrections, spreading techniques and more.
Full modem implementation and simulation in MATLAB or Python.
Guide and support the FW, DSP and FPGA teams for concept implementation and debug.
Analysis and debug of PHY algorithms behavior and performance improvements.