לוח משרות דרושים חשמל ואלקטרוניקה

We are looking for Senior Software Technical Program Manager to join the Israeli team. As a TPM You will have an overall responsibility for managing end-to-end programs, planning, and execution of FW & SW projects. This role will include direct communication with R&D leaders, executives, HW, Chip Design all relevant stakeholders to drive the program delivery while aligning with corporate priorities and constraints for powering our next-generation AI data centers.

What you'll be doing:

Own and lead multiple networking software Switch related programs powering our next-generation AI data centers.

Orchestrate cross-functionally among Israeli and global marketing , engineering, and operations teams from initial requirements through architecture stage, execution, and delivery.

Drive feature planning and prioritization to ensure program goals and product capabilities meet schedule and quality targets.

Identify and resolve risks, gaps, and bottlenecks through collaboration with technical, program leaders and executive management.

Matrix management of inbound teams to ensure consistent alignment with our strategic direction and product goals.

We are looking for an excellent Firmware Design Engineer for our FW PHY Group. The person will closely work with our FW PHY development, architecture teams and gain a deep understanding of our Networking products and technologies. Love a good puzzle? If you are an outstanding problem solver who loves a good challenge and looking to expand your horizons, come join us!

What you'll be doing:

Work on developing the new PHY layer for the XDR (800G) InfiniBand and 1600G Ethernet Switch and NIC (network adapter) product lines.

Be responsible for designing, developing, and delivering new networking features, debugging real problems of FW PHY flows on customer setups.

Innovate! Bring our products to the next quality level.

Our Chip Design group is looking for best-in-class Verification Engineers to join our outstanding Silicon Engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a significant part in designing and verifying our groundbreaking and innovative chips, and enjoy working in a meaningful, growing, and highly professional environment where you make a huge impact in a technology-focused company.

What youll be doing:

Verification for chip blocks/entities according to specifications under challenging constraints and with high orientation to performance.

Daily work involves acquaintance with all aspects of chip development: Design, Micro- Architecture, Firmware, Production, and Verification.

Engage in cutting-edge PCIe generation working on latest PCIe gen7.

We are looking for an excellent and hard-working Firmware Design engineer to take part in developing the next generation powerful Switch products in the FW ethernet core group. This role offers you an outstanding opportunity to participate in the development process of our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you will make a huge impact in a technology-focused company

What you'll be doing:
Design and implement various Firmware features in the Ethernet switch, ensuring flawless performance.
Debug and resolve complex issues while collaborating closely with our Software and Verification teams to deliver world-class solutions.
Work frequently with Firmware and Hardware Architecture teams, influencing the future of our ASIC generations silicon.
Working on various development environments, involving both pre-silicon work on emulations, and post silicon work on real platforms.

We are looking for a creative and independent Reliability Product owner. Our Networking unit has continuously reinvented itself over two decades. Our high-speed buses & network products are leading in the markets with innovative ways to improve speed and bandwidth from one generation to another. Today, we are increasingly known as the place for getting End-to-End High-Speed Ethernet and InfiniBand Solutions We're looking to grow our company and build our teams with people who can join us at the forefront of technological advancement. We need a creative individual who will help transfer Network Silicon ICs products (Switch, NIC, SmartNic) from design engineering to mass production while ensuring meeting our milestones at high quality and reliability.

You will be exposed to various aspects of product qualification and will be responsible for integrating all future Network IC products reliability activities, from product risk assessment, failure mechanisms and reliability tests. You will define and prioritize the reliability milestones and drive the required activities to meet our compony goal. Your work will include multiple interfaces and phases from foundry through hardware, testing and quality & reliability Milestones requirements. If you are passionate about enabling of the highest quality Network products that will change the world, we want to hear from you!

What you'll be doing:

Prepare gap analyses and risk assessment based on Silicon and package product related features.

Prepare JEDEC based qualification plan for product reliability.

Interact with Hardware, Test Engineering, External vendor, NPI team to plan and lead all product aspects of reliability.

Apply trade-offs for material and schedule where necessary based on deep understanding of the product.

Problem solving leadership and re-planning as necessary.

Product parameters analysis and debug as necessary.

Monitor and supervise program progress to pre-defined milestones.

We want you to join our team if you are a resourceful engineer with the desire to research and develop solutions that do not yet exist. We are looking for someone like you, to join our Wireless Connectivity group.
Description:
You will engage in a collaborative, fast-paced environment to validate new technologies into a product category that represents the frontier of consumer electronics, responsible for ensuring the quality of the SOC.
Define system level test plans and validation strategies for the wireless sub-system.
Setup bring-up, HW-FW integration validation etc.
Write test automation frameworks and test level documentation.
Have strong communication skills combined with a good collaborative approach to lead complex validation efforts in a specific area of the system, and strong debug capabilities.
You will triage problems and understand if it is MAC/PHY, HW/SW and propose FW work around / HW fixes.
Work closely with design, FW and system teams to define the functional & performance validation goals of the system.
Work independently & lead validation deliverables to align with the project goals plus support multi-functional engineering efforts.

We are looking for best-in-class Physical Design CAD Engineer to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you'll be doing:

You will be developing physical design, STA, Logic eq, Power Integrity flows and methodologies for implementation of networking chips and SOCs.

Work closely with block owners, full Chip STA engineers to assure high quality and timely convergence.

Come up with unique and creative solutions to the state of the art physical design problems that are needed for Our chips.

Additional responsibilities include participating and developing flow and tool methodologies for timing analysis and closure, power and noise analysis, IR-drop, EM and back-end verification across multiple projects.

The Networking Advanced Development Software team develops new groundbreaking technologies to enable new market shares for the company and tighten customer relationships. These are emerging technologies in networking and distributed computing for the booming AI factories and data centers. They span areas such as AI neural networks, Deep Learning, High Performance Computing (HPC), Storage, Cloud, SW Defined Network, Network Function Virtualization, 5G NR and more. We develop the solutions top-down, all the way from application behavioral analysis, to architecture definition and down to the implementation, using the world-leading devices. The development traverses any needed component - application SW, middleware SW, OS kernel subsystems, device drivers, embedded SW (Firmware) and CUDA GPU. We collaborate with partners and key customers in the analysis processes and engage with open source communities introducing our leading features.

What youll be doing:

Lead a team of 5 engineers in the advanced technologies development.

Design and implement solutions throughout all layers from high level application, OS and driver subsystem to firmware.

Work on impactful projects involving state-of-the-art high-performance computing hardware and software.

Provide insight and technical guidance and collaborate with peers from across the company - including software architecture, chip architecture, and engineering departments to improve our future technology.

Collaborate with our partners and customers.

The Cellular group is looking for an extraordinary Cellular-RF Automation Engineer. In this role, you will be responsible for architecting robust cellular-RF lab automation solutions and infrastructure, maximising your Python programming expertise to develop advanced test scripts, integrate complex measurement systems, and debug automation failures.
You will apply your strong RF knowledge to ensure reliable cellular performance characterization across silicon validation workflows, working both independently and collaboratively to drive projects from conception to completion.
Your exceptional debugging skills and experience with RF test equipment will be essential in optimizing measurement methodologies and maintaining high-quality automated test environments.

DustPhotonics develops cutting-edge technology in Silicon Photonics, which is revolutionizing connectivity and communication in data centers. Silicon photonics is becoming a standard technology used for high-performance systems, solving challenges related to performance, integration, power, and cost. This technology is also growing rapidly in other markets, such as healthcare, LIDARs, and other sensors. At Dustphotonics, we are committed to solving difficult problems in a smart and simple way, thinking outside the box, leveraging the knowledge and know-how of our team members, and working together to create magic. Our company culture is characterized by accountability for our ethics and for being fair to every employee, customer, supplier, and partner. We believe in working hard and having fun on the way to success. We welcome you to join our team – apply for your next career opportunity with us! We are looking for an Electrical Engineer to join our Wafer-Level Testing (WLT) team. In this role, you will work on both development and production wafers of Photonic Integrated Circuits (PICs) , performing testing, data analysis and automation to improve device performance, design and yield.

Responsibilities:

* Perform wafer-level testing (WLT) on PIC development and production wafers.
* Develop, maintain, and enhance Python-based test and data analysis scripts.
* Automate test processes and improve data collection and analysis workflows.
* Analyze electrical and optical test data to extract key performance insights.
* Collaborate closely with process, packaging, and design teams to optimize device performance and yield.

Join our team in a pivotal role where you'll own the entire IP-level netlist generation and timing convergence journey from synthesis to sign-off.
You'll drive synthesis, UPF power intent, scan insertion, and external IP integration while architecting timing constraints for both standard and complex custom designs that ensure sign-off quality from day one.
Working at the intersection of multiple disciplines, you'll partner closely with RTL designers to deeply understand design intent and clock architecture, collaborate with CAD teams to shape and optimize cutting-edge flows, and team with Physical Design engineers to achieve flawless timing sign-off.
We're seeking an innovative thinker who brings fresh perspectives to timing analysis methodologies and proactively identifies and resolves timing challenges to eliminate pessimism and accelerate convergence, ultimately making their mark on next-generation chip design.

We are looking for a FE CAD Engineer.
Description:
Develop and maintain internal EDA tools and frameworks for RTL assembly and connectivity checking.
Implement efficient algorithms for hierarchical RTL construction, module binding, and interface consistency across complex SoCs.
Build intelligent connectivity, visualization, and debug utilities.
Collaborate with front-end design, DFT, and integration teams to align methodologies and define tool requirements.
Drive automation and performance improvements, including runtime optimization and scalability across large designs.
Support adoption, documentation, and user training for internal design teams.

We are looking for a Director of Software Technical Program Management that will be responsible for Software programs and projects that are part of our solutions. We have been defining computer graphics, PC gaming, and accelerated computing for more than 25 years.

As a Director of Technical Program Managers in the Software Networking Architecture team, you will lead and grow a program management team within a rapidly expanding architecture group, driving accelerated development of early-stage capabilities. Youll join a team of specialists spanning multiple technological domains of the modern data center including distributed AI and deep learning systems, networking operating systems, virtualization, storage, and more.

What you'll be doing:

Lead and Develop Project Managers: Manage a team of project managers driving networking software programs for our next-generation AI data centers during the early development phase, from project initiation until features are part of the engineering Plan of Record (POR).

Define and Improve Processes: Identify gaps in current architecture practices and establish program management methodologies for planning, prioritization, and KPI alignment.

Act as the lead Technical Program Manager for one of the core networking software technologies, driving the program from initiation through integration into the engineering Plan of Record (POR).

Foster Cross-Functional Collaboration: Act as a bridge across teams, programs, business units, and functions to align efforts, anticipate challenges, and ensure smooth execution.

Oversee the Big Picture: Manage technical and business dependencies, facilitating scalable communication, and enabling coordinated execution across the organization to ensure consistency with company strategy, commitments, and goals.

Be Results-Oriented and Strategic: Driving systematic planning, tracking progress, and ensuring accountability and visibility to executives.

Identify risks, gaps, and bottlenecks in time, and find resolution with technical leaders and project management.

We are looking for a Senior Technical Program Manager that will be responsible for Software programs and projects that are part of our solutions. We have been defining computer graphics, PC gaming, and accelerated computing for more than 25 years. As a Senior technical program manager in the Software Networking Architecture team, you will be a pivotable function in managing the software programs in the phase between initiation till its ready to be added to engineering as plan of record (POR).

You'll be part of a team of specialists who span across numerous technological fields related to the modern data center, such as distributed AI and deep learning systems, Networking Operating Systems, Virtualization, Storage, and more.

What you'll be doing:

You will manage networking software programs for our next generation AI Data centers during the early development phase (from initiation till feature is part of engineering plan of record (POR).

Responsible to coordinate between all project stakeholders in IL and around the world.

Develop and execute feature planning and prioritization of perception capabilities to meet the software programs' needs.

Identify risks, gaps, and bottlenecks in time, and find resolution with technical leaders and project management.

Work with product managers, architects, program management, and engineering team to ensure consistency with company strategy, commitments, and goals.

We are looking for best-in-class Physical Design CAD Engineer to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you'll be doing:

You will be in charge of developing physical design, synthesis, STA and Logic eq methodologies for implementation of networking chips and SOCs.

Work closely with block owners. full Chip STA engineers and project managers to assure high quality and timely convergence.

Come up with unique and creative solutions to the state of the art physical design problems that are needed for Our chips.

Additional responsibilities include participating and developing flow and tool methodologies for chip floorplan, power and clock distribution, P&R, timing analysis and closure, power and noise analysis and back-end verification across multiple projects.