לוח משרות דרושים מהנדסים בחיפה וסביבתה

As a Team Lead, you will lead and mentor a backend development team working on a complex, large-scale medical imaging platform. This role combines Agile leadership with hands-on technical contribution, driving high-quality software delivery in a regulated, customer-focused environment.

Your role

You will act as the Agile facilitator and technical leader of a Radiology Informatics backend team within Image Management in Israel. You will guide the team in delivering scalable, high-performance software that supports advanced PACS solutions used by hospitals worldwide.
Serve as Scrum Master, ensuring effective adoption and continuous improvement of Agile (SAFe) practices
Lead team planning and execution toward iteration and program objectives
Contribute up to 50% hands-on software development and drive technical decision‑making.
Drive complex development efforts and resolve technical blockers
Promote clean, scalable, high-quality code and strong engineering standards
Ensure compliance with development processes, quality metrics, security, and regulatory requirements
Encourage system thinking, domain knowledge, and strong customer focus
Provide clear accountability, remove impediments, and act as an escalation point
Drive innovation through technical reviews, best practices, modern engineering approaches, and the adoption of AI development tools to enhance productivity and code quality
Collaborate with global cross-functional teams and stakeholders
Develop team capabilities through mentoring, delegation, and structured execution.

We are looking for System Software Development Engineers to help define, shape, and integrate cutting-edge solutions for the next generation of our cloud platforms. As part of our innovative team, you'll be working at the forefront of semiconductor technology development using leading-edge manufacturing processes. We offer a dynamic, open environment where teamwork thrives and rapid innovation is the norm. This is a unique opportunity to join our elite early-stage team, where you'll help develop disruptive system architectures that will shape the future of cloud computing. As a key member of Annapurna Labs, you'll be part of Amazon's semiconductor division, working alongside industry veterans to create groundbreaking solutions that power tomorrow's cloud infrastructure.

Key job responsibilities
- Work in a Linux-based environment.
- Build and maintain Linux images integrated with testing software solutions.
- Design and develop automation infrastructure for executing hardware tests.
- Develop and maintain our self-service applications.
- Leverage our Web Services as part of software solutions.
- Collaborate closely with internal and external customers to gather requirements and deliver solutions.
- Participate in the full software development life cycle, from design to deployment and maintenance.

We are looking for a HW Lead Engineer to define, shape, and integrate cutting-edge solutions for the next generation of our cloud platforms.

As a HW Lead Engineer on the Nitro team, you'll own the hardware for Annapurna Labs' Network Interface Cards (NICs) used in compute and storage servers. You'll drive development and validation of Nitro cards from concept through mass production, ensuring they're ready to scale.

You'll lead new hardware interface technologies and bring them to large-scale deployment. This fast-paced role puts you at the intersection of technical innovation and customer experience. You'll collaborate with technical experts, senior leaders, and teams across multiple technology areas.

Key job responsibilities
- Design the Nitro Smart Network Interface Card for CMRI vertical use cases.
- Define Nitro card architecture that meets our server integration requirements.
- Partner with design teams and manufacturing sites to enable healthy mass production.
- Review, identify, and qualify second-source electrical components to ensure supply continuity.
- Debug design, manufacturing, and integration issues.
- Assess process capabilities and innovate to simplify processes, reduce costs, and shorten development cycles.
- Collaborate with cross-functional teams to improve product design, processes, and quality.
- Work with customers to optimize the value stream and create joint processes that reduce time and cost.
- Travel internationally 1-2 times per year for week-long trips.

We are looking for Software Automation Engineer to help us develop a semiconductor platform based on a revolutionary architecture.

Take part in the development of products within a disruptive system architecture. Youll have the opportunity to work in a dynamic, open, fast-paced environment, developing the technologies that power the worlds largest cloud provider. We provide a highly reliable, scalable, low-cost infrastructure platform in the cloud, which powers hundreds of thousands of businesses in 190 countries around the world.

Key job responsibilities
As Software Automation Engineer, you'll be responsible for creating ML (Machine learning) and HPC (High performance computing) automation and tools, create CI/CD flows and implement effective dashboards with high scale.

We are looking for a System Engineer with Software Engineering background to be part of defining, shaping and integrating solutions to next generation of our cloud platforms.

We are looking for an exceptional engineer to own the development, testing, and monitoring of the manufacturing health of Amazon Graviton server products. You will be part of a team integrating new silicon, hardware, firmware, and software into a revolutionary system architecture.

Key job responsibilities
Lead triage, debugging, and root cause analysis of systems in our data centers.
Enhance troubleshooting capabilities and drive closure of in-fleet problems.
Analyze customer workflows and requirements to provide targeted resolutions.
Collaborate with Annapurna Labs monitoring team and root cause teams to improve product quality and reliability in fleet operations.
Represent the customer voice by providing fleet operation insights and requirements to Annapurna Labs' ASIC design, software development, QA, and architecture teams.
Develop and maintain training materials, quality documentation, and collateral to improve in-fleet operations.
Design and implement tools and scripts to support projects and customize solutions based on requirements.
Travel as needed, approximately 2-4 times per year.

We are seeking a System HW Engineer to define, shape, and integrate solutions for the next generation of our cloud platforms.

As a System Engineer on the hardware team, you will define systems for our Labs' Network Interface Card (NIC) hardware, support the development and validation of our NIC, and help bring the NIC to mass production.
You'll lead the implementation of new hardware interface technologies and scale them to large-scale deployment, continuously delivering a world-class customer experience. This fast-paced, intellectually challenging position requires collaboration with technical experts, senior leaders, and multiple technology teams.


Key job responsibilities
Define and design systems to support K2 cards development and manufacturing.
Define and provide feedback to the design of the K2 Smart Network Interface Card.
Work with design partners and manufacturing sites, to enable healthy mass production of the K2 card.
Analyze and debug design/manufacturing/integration issues.
Continuously assess process capabilities and innovate to simplify processes, reduce costs, and shorten the time cycle of K2 cards development and manufacturing.
Collaborate with members of cross-functional teams, to gain knowledge and improve product design, processes, and quality.
Work with customers, to optimize the entire value stream and put together joint processes that will lead to improved time cycle and lower costs.
Willing to travel abroad one or two times a year, for a week at a time.

In this role you'll design and build features that shape how customers discover products - tailored to their preferences, helping them find exactly what they need, even before they know they need it. We're defining how LLMs integrate into real-time personalization, how noisy behavioral signals become durable customer understanding, and how AI-powered experiences ship reliably at scale. You'll work across multiple technical teams, ship iteratively, and see your work in the hands of customers quickly. This organization values experimentation, moves fast, and gives engineers real ownership over what they build.

We are looking for a Software Development Engineer with sound technical judgment and a bias for action who takes ownership of problems end to end, communicates clearly, and cares about operational excellence - not just launching features, but making sure they hold up at scale. Someone who naturally raises the bar for the team: mentoring junior developers, advocating engineering best practices, and thinking beyond the immediate sprint.

Key job responsibilities
- Design, build, test, and operate production AI features used by multiple teams and operating in our scale.
- Deliver end-to-end solutions with focus on maintainability, scalability, performance, and reliability.
- Collaborate with Product and Science to define experiences, run experiments, and iterate based on data.
- Build AI-powered experiences including personalized recommendations, relevance explanations, and knowledge-driven features using LLMs and generative AI.
- Define and implement measurement strategies including analytics events and experiment configurations to track engagement and retention.
- Navigate ambiguity and make sound technical decisions in a problem space where established patterns don't always apply.

We are seeking an exceptional an exceptional leader to build and lead our next-generation internal Analog IP design team. This is a unique opportunity to create a world-class analog design center from the ground up, developing the critical IP blocks that power all of our custom silicon products, including Graviton (server CPUs) and Nitro (networking/security accelerators).

Key job responsibilities
Build the team: Recruit, hire, and develop a world-class analog/mixed-signal design team from the ground up. Define the org structure, roles, and growth path.

Define the IP strategy: Own the analog IP roadmap across all Annapurna Labs products. Evaluate build vs. buy decisions and drive internal capability development.

Drive execution: Lead the full design cycle from architecture through silicon validation - spec, schematic, layout, simulation, tapeout, and bring-up.

Collaborate cross-functionally: Partner with SoC architecture, digital design, physical design, DFT, packaging, and system teams to integrate analog IP seamlessly.

Set technical direction: Define design methodologies, flows, and best practices. Evaluate and select EDA tools, PDKs, and foundry processes.

Innovate at scale: Develop IP that is reusable, portable across process nodes, and designed to meet the performance, power, and area (PPA) needs of multiple products simultaneously.

Engage with leadership: Communicate strategy, progress, and risk to senior leadership. Influence the overall silicon roadmap with analog capabilities and constraints.

We are looking for an Experienced HW SERDES Engineer to join Annapurnas SPIV (System Platform Interface validation) team.
As a member of the SPIV team, you will own End-to-end subset of system PCIe SERDES interfaces across range of products through product life cycle:
1. Validation and qualification.
2. Integration.
3. Deployment and post-deployment support.
4. Failure analysis.
5. Pre silicon activities for new technologies.
As owner, you will set the strategy for PCIe SERDES qualification over multiple platforms, ensure the design worked well and drive complex system debugs involving HW and FW components.

You will define NPI practices and engage in pre-silicon efforts to explore new technologies and mitigate integration risks. You will enhance SERDES qualification results with large scale customer performance analysis to discover SERDES life-cycle issues and mitigate them.

This is a fast-paced, intellectually challenging position, and you will work with thought leaders in multiple areas of technology. We are changing industry, and we want individuals who are ready for this challenge and want to reach beyond what is possible today.

Key job responsibilities
- Approve future products PCIe SERDES technologies.
- Define new products SERDES qualification and validation strategy and lead the execution.
- Engage integrations of Annapurna Labs products with other vendors PCIe HW components.
- Support ongoing integrations of PCIe SERDES in new products.
- Lead triage, PCIe SERDES debug and root cause analysis of systems in AWS data centers.
- Drive and maintain training, quality documentation and collateral to improve in-fleet operation.

We are looking for System Software Engineer to help define, shape, and integrate advanced solutions for the next generation of our cloud platforms.

Join our dynamic System Software team in creating innovative software solutions that power our product development lifecycle from conception to deployment. You'll develop critical tools that ensure product excellence across design, validation, manufacturing, and production environments


Key job responsibilities
Design and develop software tools for all product development stages (card level, rack level).
Collaborate with hardware engineers, firmware developers, and system architects.
Create and maintain debugging tools and utilities
Develop comprehensive documentation and provide training for tools.
Optimize testing and validation processes for coverage, speed, efficiency, and resource utilization.
Research and implement new technologies to enhance the testing ecosystem.
Support critical system troubleshooting and issue resolution.
Participate in design reviews and provide technical guidance on testability.

Come join the Agentic AI science team in building the next generation models for intelligent automation.

We are looking for world class researchers with experience in one or more of the following areas - autonomous agents, API orchestration, Planning, large multimodal models (especially vision-language models), reinforcement learning (RL) and sequential decision making.

We're looking for a talented SoC Integration Lead to join our Nitro team and help shape what comes next. You will spearhead the SoC integration activities of sophisticated networking chips, collaborating closely with Architecture, RTL Design, Physical Design, Package Design, Verification, Software, DFT, and additional teams in a dynamic, open, and fast-paced environment. As a member of the Nitro project, you will have influence over the device through its entire lifecycle from product definition to mass production. You'll work alongside a world-class, fast-moving engineering team, take full ownership of critical IP blocks, and see your work deployed at a scale no other platform can match, powering hundreds of thousands of businesses across 190 countries.

Key job responsibilities
Take full ownership of SoC integration, including IPs development, partitioning, clock domain crossing (CDC), reset domain crossing (RDC), exploratory synthesis, and design quality verification.
Drive chip-level design implementation by partnering with multiple teams including Architecture, RTL Design, DFT, Verification, System Verification, STA, and Physical Design.
Oversee the creation of SoC-level IP blocks such as fabrics, interfaces, and security modules.
Lead RTL integration activities including micro-architecture definition, RTL coding and debug, synthesis and timing closure, and sign-off.
Address diverse functional and structural challenges, encompassing functional debugging, physical design preparation, emulation, and design quality issue resolution.
Contribute to the creation and implementation of design flows and automated solutions that facilitate efficient SoC development.
Support Verification and Emulation teams through test plan development and coverage review.
Ensure the chip meets quality and reliability standards while delivering to physical design teams, emulation platforms, firmware developers, and other stakeholders.

We're looking for an exceptional senior Chip Design Engineer to join our Nitro team and help shape what comes next. You'll work alongside a world-class, fast-moving engineering team, take full ownership of critical IP blocks, and see your work deployed at a scale no other platform can match - powering hundreds of thousands of businesses across 190 countries.

As a Senior Chip Design Engineer on the Nitro team, you will take full end-to-end ownership of one or more critical IP blocks within the product, guiding them from micro-architecture definition through RTL design, debug, synthesis, timing closure, and final sign-off before tape-out. Your work will ship in silicon that powers AWS at global scale.
You'll partner closely with the Verification and Emulation teams to shape test plans, review coverage, and close gaps early in the design cycle. Beyond your own IP, you'll collaborate across disciplines with Product Definition, Software, Physical Design, and Verification teams to deliver a fully integrated, production-ready chip.

Key job responsibilities
* Full ownership of one or more IPs within the product:
- Micro-architecture definition.
- RTL coding and debug.
- Synthesis and timing closure.
- Sign-off before tape-out.
* Supporting the Verification and Emulation teams: Test plan development, coverage review.
* Ensuring the chip meets quality and reliability standards.
* Collaborating with cross-functional teams, including Product Definition, Verification, Software, and Physical Design.

We are looking for a SoC / IP Architect to shape the next revolution in electronics!
Responsibilities
Define and design architecture: Create the overall SoC/IP architecture based on product and customer requirements and define detailed technical specifications.
Collaborate with cross-functional teams: Work with a variety of teams, including logic design, verification, firmware architecture and development teams, and physical design, to ensure successful execution.
Lead technical discussions and architectural reviews, guiding design and verification teams to deliver scalable, high-quality implementations.
System-level integration: Ensure seamless hardware-software co-design by working on aspects like control paths, interrupt schemes, and debug infrastructure.
Drive architectural decisions that optimize scalability, and future readiness for next-generation applications.