לוח משרות דרושים מהנדס חשמל בגבעתיים

We are looking for a highly experienced product manager expert to join our Product and Architecture team. The Product & Architecture team is responsible for defining, directing, and driving the product strategy for the entire software stack. If you are a Strategic thinker who can translate market needs into actionable product plans while balancing technical feasibility, an excellent communicator, an Influencer and a negotiator-capable of rallying disparate teams around a common vision and resolving conflicts in a fast‑moving startup environment where priorities shift rapidly, you belong with us.

In this high-visibility and influential role, you will take part in building the process of turning customer requests into shippable action items, working with customers and leaders, scientists and researchers and of course developers and engineers in complex, highly technical domains.

Responsibilities:
Strategic product ownership - research market/HPC needs, set roadmap, and define positioning for the accelerator stack.
Feature prioritization & backlog grooming - write clear user stories, enforce acceptance criteria, and balance short‑term delivery with long‑term performance goals.
Cross‑functional leadership - assist managers in leading sprint planning, reviews and retrospectives; coordinate software, firmware, hardware, and customer‑success teams.
Customer advocacy & feedback loop - capture interview insights, translate pain points into technical requirements, and track feature‑adoption metrics.
Performance KPI management - assist leadership in defining throughput/latency/energy targets, oversee benchmark suites (FFT, BLAS, MPI), and report quarterly results against industry leaders.
Continuous product quality improvement - monitor defect rates, regression test coverage and performance regressions; drive actions that reduce technical debt and increase customer confidence.

We are looking for an experienced STA Lead Engineer to join our growing BE team. We are working on the most challenging and interesting ASIC chips. Come join us and have a big impact on our groundbreaking and innovative designs.
Responsibilities:
Take part in STA activities for blocks, Sub Systems and Full chip, from definitions to TO.
Analyze timing results, verify correctness and provide timing budget for the different partitions.
Own the timing constraints both for STA and P&R flow.
Working closely with architecture, design, PD and DFT teams to make sure timing closure and ensures product success.
Identify risks and bottlenecks, work closely with PD, RTL and DFT teams, ensuring convergence throughout various project stages.
Participating in design methodology, reviews and tool automation work and definition.
As part of this rule you will gain very good understanding of our HPC and AI designs and sub system as well as product targets.

We are looking for a talented and experienced engineer to participate in the physical design of the companys product for leading one of Nextsilison BE projects. This position involves working with external back-end developers as well as carrying out critical tasks in-house, and leading aggressive back-end initiatives to meet challenging targets in terms of area, timing, and layout. In this role, you will be at the center of the companys design efforts and will have a significant influence on product architecture.

Responsibilities:
Generate and analyze critical block- and chip-level static timing constraints
Spec and define full chip floor plan, including pin placement, partitions, and power grid.
Develop and validate high-performance, low-power clock network guidelines.
Perform critical block-level place and route and create designs that meet timing, area, and power constraints.
Review the vendors physical design verification flow at chip and block level and guide other designers on how to fix LVS and DRC violations.
Work with vendors on defining physical design methodologies and assist in flow development for chip integration.

We are looking for a talented and experienced engineer to participate in designing the next era of computer architecture. In this position you will take part in designing the critical parts of our future chips. You will transform architectural requirements to micro-architectural specs, implement key blocks in RTL, and participate in post-silicon activities.

Responsibilities:
Define and drive the design of advanced blocks from micro-architecture phase to netlist.
Support timing and constraints definitions work closely with the BE team on timing and physical implementation efforts.
Leading processes relating to power optimization.
Technology expert, building a knowledge base for the group.
Work with various teams to drive execution (SW, Architecture, verification, BE, etc).
Devise execution indicators and monitor and report execution progress to enable prioritization and clear decision making.

We are looking for a talented and experienced engineer to take part in the Emulation and Prototyping efforts for the companys core product. This position involves building a complex emulation environment from scratch, and collaborating with software, design, and verification teams. In this role, you will be leading emulation from A to Z and will have a critical impact on the company.

Responsibilities:
Develop and build complex emulation models for coming generations of our accelerators, including transactors like PCIe, SPI, and embedded CPUs.
Work with the software, design, development, and verification teams to understand the functional and performance goals of the products design.
Optimize the model for speed and capacity and develop debug abilities to support software and firmware teams.
Work with software design and development teams to define and develop BFM, test bench, and checker tools.
Review specifications and develop attributes, tests, and coverage plans for the emulation system.