our company is a global leader in control systems for computing, a field on the verge of exponential growth. our innovative hardware and software mark a groundbreaking approach in our computer control, scaling from individual qubits to expansive arrays of thousands.
at the core of qm lies a passionate and ambitious team committed to reshaping the construction and operation of our computers. our work is fueled by a deep understanding of customer needs, driving us to deliver unparalleled solutions in this revolutionary field.
we are looking for a Verification engineer who embodies ambition and positivity, who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfil the evolving needs of our expanding customer base.
the Verification engineer we look for will be a highly talented and motivated person, who is a real team player and can collaborate closely with engineers from other disciplines and our physicists.
responsibilities:
practicing the full range of verification aspects
creating a verification environment from scratch (drivers, monitors, coverage...)
vip (ddr/pcie/axi) integration
defining verification sequences via a complex control-flow constraint set
system understanding of a Full-Stack product with strong hw-sw coupling
reference model integration
TEST plan definition
defining verification flows and creating the proper infrastructure to support it
Requirements: requirements:
3- 5 years experience.
ability to ramp up verification environments from scratch
experience with uvm, system verilog - advantage
knowledge of verification ips and protocols (pcie, ddr, axi)
good understanding of hw/sw interaction- advantage
knowledge in C / C ++/ Python / system C - advantage
This position is open to all candidates.