לוח משרות דרושים חשמל ואלקטרוניקה מתאים גם לסטודנטים, לחיפוש זה נמצאו 56 משרות

For DRS Rada Technologies, a defense company that manufactures life-saving radar systems, we are looking for a student for the Final Testing Department at the plant in Beit She'an. Responsibility for performing electrical tests on boards and finished products in the final testing department in production. The work is in shifts, morning and night, including weekends (and alternating Saturdays). Suitable and convenient for students, with good conditions for suitable candidates and opportunities for advancement.

Required Design Verification - Intern
job requisition id
2604481
Your Team, Your Impact
Join a highly skilled development team, driving the development of our next-generation network switches. Our team is responsible for a wide range of IPs for switching products, from initial definition through architecture, design, and verification.
As an intern, you will learn switch architecture, design and verification development tools and modern methodologies. You will be doing hands-on development tasks and learn to become an experienced engineer. You will learn system verilog, UVM, Python, C++, using AI tools, and how to implement and verify complex features. You will investigate and implement new protocols and features and verify them to tapeout quality. We are looking for excellent students, able to handle complex problems, with excellent people relations and collaboration skills.
What You Can Expect:
Implement new features in design and verification.
Reach high-frequency, high-performance, and low-power targets.
Write a verification test plan using random techniques and coverage analysis.
Develop a complex object-oriented random verification environment using System Verilog/UVM.
Create tests and tune the environment to achieve coverage goals.
Own and debug failures in simulation to root cause problems.
Analysis/closure of code and functional coverage.
Use scripting languages to automate repetitive tasks and improve efficiency.

Required Signal Integrity Intern
job requisition id
2604464
Your Team, Your Impact
The Signal Integrity Engineering Group (SIE) is a one-stop shop for all matters related to signal/power integrity (SI/PI), board design, and package design.
The SIE team tailors a board and package design solution that fits every switch product according to the specific device SI/PI, performance, and cost targets and looks at each solution holistically.
Looking at the holistic solution enables each of the SIE group members a unique opportunity to influence switch devices most profoundly and allows us to supply our customers with the most adequate tailored end-to-end solution
What You Can Expect:
Be a part of developing creative power Integrity solutions for our devices at package and system levels.
Evaluate designs to ensure they meet challenging electrical performance requirements.
Collaborate closely with layout engineers and IP teams to optimize power delivery network (PDN) performance.
Be a part of performing simulations, including new EDA tool evaluations, flow development, and scripting for efficiency improvements.
Be a part of developing creative signal integrity solutions for our high speed device interfaces, develop and prove solution with electromagnetic simulation tool.

We are looking for a talented EE/CS student to join the switching department. As a member of the team, you will be responsible for implementing the future devices of routing, using the most challenging, cutting-edge technology. In this role, you will be working with industry-standard tools on the biggest, most complex ASICs the semiconductor industry has to offer.
job requisition id
2604462.

Required Digital IC Design- Intern
job requisition id
2604489
We are seeking a motivated and detail-oriented student to join our Design-for-Test (DFT) team as an ATPG (Automatic Test Pattern Generation) Engineer.
This role offers hands-on experience in the development and implementation of test methodologies for complex SoC designs, focusing on scan insertion, pattern generation, and fault coverage analysis.
Interact with IP teams/vendors to resolve all technical verification issues.
Work closely with design/DV/validation/SW teams
What You Can Expect:
Assist in scan insertion and ATPG flow setup for digital designs.
Generate and validate test patterns for stuck-at and transition faults.
Analyze fault coverage and identify areas for improvement.
Support silicon bring-up and debug of test-related issues.
Collaborate with design and verification teams to ensure testability requirements are met.
Document methodologies, results, and best practices.

Our CTO Office AI Research Group is looking for a motivated advanced BSc student to join our team as a Data Preprocessing Engineer. You will play a foundational role in building the data infrastructure that powers our AI research - working directly with large-scale, real-world datasets at the intersection of machine learning and semiconductor chip design.
job requisition id
2604499
This is a hands-on, high-impact student position for someone who enjoys getting into the details of messy data and turning it into clean, structured, and model-ready assets.
What You Can Expect:
Collect, clean, normalize, and sanitize large-scale chip design datasets from diverse sources and formats
Build and maintain scripts and pipelines to automate repetitive data extraction and transformation tasks
Parse and process a wide variety of file formats (JSON, CSV, Parquet, logs, and domain-specific EDA formats)
Navigate complex codebases and directory structures to locate, understand, and extract relevant data
Work with structured and semi-structured data using SQL and Python-based tooling
Collaborate with researchers and engineers to understand data requirements and deliver model-ready datasets
Document data sources, transformation logic, and dataset versions in shared repositories.

Required Design Verification- Intern
job requisition id
2604479
Your Team, Your Impact:
Join a highly skilled development team, driving the development of our next-generation network switches. Our team is responsible for a wide range of IPs for switching products, from initial definition through architecture, design, and verification.
As an intern, you will learn switch architecture, design and verification development tools and modern methodologies. You will be doing hands-on development tasks and learn to become an experienced engineer. You will learn system verilog, UVM, Python, C++, using AI tools, and how to implement and verify complex features. You will investigate and implement new protocols and features and verify them to tapeout quality. We are looking for excellent students, able to handle complex problems, with excellent people relations and collaboration skills.
What You Can Expect:
Implement new design and verification features.
Reach high-frequency, high-performance, and low-power targets.
Write a verification test plan using random techniques and coverage analysis.
Develop a complex object-oriented random verification environment using System Verilog/UVM.
Create tests and tune the environment to achieve coverage goals.
Own and debug failures in simulation to root-cause problems.
Analysis/closure of code and functional coverage.
Use scripting languages to automate repetitive tasks and improve efficiency.

RF integrator / Practical Engineer.
Location: Center District, Israel.
Type: Full-time / Student position.
About the Role:
We are seeking a skilled, hands-on RF integrator / Practical Engineer to join our development team. This role is ideal for someone who thrives on the bench, working on a state-of-the-art system spanning RF and cybersecurity.
Key Responsibilities
Multidisciplinary Collaboration: Join an engineering team developing a complex RF and cyber system, from RF Front-End through DSP to system control.
Lab Integration: Serve as the team's lab integrator - bring up RF components, circuits, and subsystems on the bench, integrate them into larger assemblies, and troubleshoot down to root cause.
Validation & Testing: Perform hands-on validation and testing using standard lab equipment (VNA, spectrum analyzer, signal generator, oscilloscope).
SDR Support: Support SDR -based signal processing and development, including IQ capture and analysis.
Design Input: Provide hands-on engineering input that directly shapes design decisions.
Field Support: Conduct field trials and customer-facing technical activities as needed.

Required Hardware/Electrical Engineering BS/MS Intern, 2027
Please complete your application before November 13, 2026. We encourage you to apply as early as possible as we review applications on a rolling basis.
About the job
The Cloud and AI Infrastructure team in Israel focuses on building our next-generation systems. The team's work is grounded in creating custom hardware, and as an Intern, you'll get to collaborate with engineers from various parts of the organization to influence the future of Cloud and the AI infrastructure by working on the foundational technology that makes it all possible. This is the hardware that powers everything, from Cloud to our most advanced models like Gemini.
As an Electrical Engineering Intern in the domain of Very Large-Scale Integration (VLSI), you will work on designing, developing and verifying next generation chips for our Cloud Compute Infrastructure. You will have the opportunity to collaborate with engineers from various parts of the organisation to help develop our next generation systems on chip (SOC).
Responsibilities:
Responsibilities and detailed projects will be determined based on your educational background, interest and skills.

ELECTRICAL ENGINEERING STUDENT (RF AND COMMUNICATION SYSTEMS)
Operating complex technological systems in operational activities
Managing the technological operation in operational activities
Operating and maintaining technological systems in the SIGINT field
Testing, installing, training, implementing, and maintaining the aforementioned systems
Accompanying cellular projects and managing the operational aspect of the project
Planning and conducting experiments with technological systems in the SIGINT field.