לוח משרות דרושים מהנדסים, לחיפוש זה נמצאו 3,958 משרות

Required SoC Quality and Reliability Engineer, Cloud
About the job
In this role, youll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers our most demanding AI/ML applications. Youll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
Our data centers are the most advanced in the world. In this role, you will help build the state-of-the art SoCs that power these data centers by driving quality and reliability processes from the Integrated Circuit perspective. This is an opportunity to create silicon and follow it into the field (and back!) to drive improvements for the next-generations of chips.
In this role, you will understand Integrated circuit (IC) flows, wafer processing, testing, qualification, yield, reliability, and failure analysis. You will work with various cross-functional teams to develop quality and reliability specifications, develop and deploy design guidelines, and develop and execute and test plans. Within the larger organization you will collaborate with global hardware quality and reliability teams, silicon design, validation and engineering teams.The AI and Infrastructure team is redefining whats possible. We empower customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity.
Responsibilities
Drive the strategic definition and development of Design-for-Reliability (DfR) guidelines, collaborating with cross-functional subject matter experts to integrate reliability into early design stages.
Define and lead the development of qualification hardware and test methodologies, managing internal teams and external vendors to ensure robust silicon and package verification.
Execute comprehensive silicon and package qualification programs (including HTOL, ELFR, ESD/LU, b/HAST, etc.) and conduct in-depth failure analysis to resolve quality issues.
Extract and analyze large-scale data from qualification programs, high-volume manufacturing, and field returns to identify failure mechanisms and trends for yield and reliability optimization.
Develop and implement physics-based statistical Quality and Reliability models (e.g., ELF, TDDB, NBTI) to predict device failure mechanisms and lifetime behaviors.

Required Silicon Test and DFT Engineer, Cloud
About the job
In this role, youll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers our most demanding AI/ML applications. Youll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.The AI and Infrastructure team is redefining whats possible. We empower customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity.
We're behind groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Cloud, Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Collaborate with Architecture, Design and Verification teams to develop new product bring-up, validation, characterization, and qualification strategies and manufacturing test solutions for new High Performance Computing (HPC) products in advanced process technologies.
Verify test solutions on pre-silicon models (simulation or emulation) and develop Automated Test Equipment (ATE) test modules and binning flows.
Develop and validate test programs on Automated Test Equipment (ATE) platforms for new product integration (NPI) in preparation for high-volume manufacturing (HVM), working with ATE vendors and internal cross-functional teams.
Manage product sustainment support, including analyzing volume data, improving test time and yield, assessing test escapees and return merchandise authorizations (RMAs), localizing failures, implementing containment measures, and partnering with design, manufacturing, and quality and reliability teams to identify root causes and implement corrective actions.
Build tools, flows and methodologies to continuously improve and automate the testing life-cycle.

Required Physical Design Engineer, SoC Static Timing Analysis
About the job
In this role, youll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers our most demanding AI/ML applications. Youll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. In this role, you will contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering exceptional performance, efficiency, and integration.
We're the driving force behind our groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Cloud, Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Drive the sign-off timing convergence for high-performance designs.
Set up the timing constraints, define the overall static timing analysis (STA) methodology, set up the STA infrastructure and sign-off convergence flows, and work closely with block owners throughout the project for sign-off timing convergence.
Work with logic designers to drive architectural feasibility studies, develop timing, and explore RTL/design trade-offs for physical design closure.

The static analysis team is responsible for the heart of the ASPM product: our capability to automatically reverse engineer arbitrary backend applications and provide deep-code insights about what they do.

As a Senior Engineer on the static analysis team, you will be a key contributor, playing a vital role in designing and building a powerful automated reverse-engineering engine. You will be tackling complex, unsolved problems in code analysis by translating cutting-edge research and critical business needs into robust, production-ready engineering solutions.

If you enjoy solving extremely difficult problems while drawing solutions from multiple domains and thrive in a hands-on technical role, then this position is for you.

What You'll Do:

Drive the hands-on design and implementation of core components for our powerful automated reverse-engineering engine.

Conduct research and development on cutting-edge algorithms for deep-code and data flow analysis.

Play a key role in developing, designing, and optimizing the Falcon ASPM platform.

Collaborate with fellow team members to solve the most complex and novel technical challenges.

Contribute across the entire software development lifecycle, from initial research and system design to production deployment and monitoring.

Required Junior SoC IP Design Engineer, Cloud
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Our Platforms Infrastructure Engineering team designs and builds the
hardware and software technologies that power all of our services. Our computational challenges are complex and unique, enabled by custom hardware designed and made in-house. As a hardware engineer, you will design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You will see those systems from concepts all the way through to high-volume manufacturing. Your work has the potential to shape the machinery that goes into our data centers, affecting millions of users.
Responsibilities
Define the SoC/block level design document such as interface protocol, block diagram, transaction flow, pipeline etc.
Perform RTL development (coding and debug in Verilog, SystemVerilog), function/performance simulation debug and Lint/CDC/FV/UPF checks.
Participate in synthesis, timing/power closure and ASIC silicon bring-up.
Participate in test plan and coverage analysis of the block and SOC-level verification.
Communicate and work with multi-disciplined and multi-site teams.

Our Identity Protection Product Group in Israel has grown into one of the highest-performing teams, driving significant ARR growth while tackling one of cybersecurity's hardest problems: identity posture at cloud scale. As a Senior Engineer on the Entities team, you'll own the full entity lifecycle - from scraping identity data across Active Directory, Azure, and cloud providers, through enrichment and risk scoring, to publishing millions of identity entities into our asset platform. Your systems are the foundation that detection rules, alert pipelines, and customer-facing dashboards all depend on. You'll tackle real-world scale challenges: processing massive volumes of identity data through complex dependency graphs, maintaining data consistency across distributed regions, and building new high-performance Go microservices to replace and extend legacy systems.

What You'll Do:

Own the entity enrichment pipeline - a DAG-based computation engine that calculates 100+ fields, risk scores, and privilege relationships for every identity entity.

Build and maintain data ingestion services that scrape Active Directory forests, process cloud assets from Azure/AWS via Kafka, and integrate third-party identity sources.

Design and develop new Go microservices as the team migrates performance-critical paths from Node.js/Java to Go.

Solve complex data pipeline challenges: dependency ordering, incremental computation, race condition handling, and cache invalidation at scale.

Publish entity data to our centralized asset graph (SDMF), ensuring correctness and freshness for millions of identities - Optimize system performance - reduce enrichment latency, improve throughput, and handle traffic spikes gracefully - Mentor and elevate engineering talent, sharing expertise in building production systems that work under pressure.

Required Senior SOC and IP Design Engineer, Cloud
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
We're the driving team behind our groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Cloud, Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Define the SoC/block level design document such as interface protocol, block diagram, transaction flow, pipeline, etc.
Perform Register-Transfer Level (RTL) development (e.g., coding and debug in Verilog, System Verilog), function/performance simulation debug and Lint/Cyber Defense Center/Formal Verification/Unified Power Format checks.
Participate in synthesis, timing/power closure, and Application-Specific Integrated Circuit (ASIC) silicon bring-up.
Participate in test plan and coverage analysis of the block and SOC-level verification.
Communicate and work with multi-disciplined and multi-site teams.

Join us and become a key leader in building the most innovative endpoint security solution in the world. Our sensor development team is responsible for building the endpoint sensor which deploys on multiple platforms including Windows, Mac, and Linux. As a Software Engineer, you will be expected to have ownership over major components and development projects. You will be required to assist with architecting solutions and support in implementing our core features. Features will cross-cut most core OS subsystems such as file system, memory and process, and networking. Many features are also built in a way that they will have shared components across multiple platforms. You need to be able to lead projects efficiently while maximizing performance and minimizing costs, making sure high standards are being followed when it comes to design, coding quality, and unit and component testing.


What You'll Do:
You will be joining the Identity protection team that delivers detection and prevention of identity related incidents in the organizational network using the falcon sensor and cloud. You will work with an experienced team of capable developers and participate in establishing the Israeli R&D center of one of the most innovative and exciting software companies in the world today.
In this role you will be responsible for building an efficient lightweight sensor for Active Directory servers. You will participate in implementing the next generation of CrowdStrikes world-leading Identity Protection technology.

Required Senior SoC Hardware Quality and Reliability Engineer
About the job
In this role, youll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers our most demanding AI/ML applications. Youll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
We're the driving force behind our groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Cloud, Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Own technical specifications, architectural definitions, and physical power-on of custom qualification vehicles (HTOL load boards, ESD fixtures, latch-up rigs). Drive external layout vendors to achieve seamless electrical correlation with ATE environments.
Govern execution quality of applied stresses, define electrical, thermal, and telemetry parameters on test vehicles to ensure uniform, valid stress profiles without unintended overstress or setup artifacts.
Lead the end-to-end engineering delivery lifecycle for qualification hardware, map and drive critical cross-functional dependencies across internal validation and product engineering teams to ensure on-time readiness.
Serve as the primary technical interface for external PCB layout houses, fabrication shops, and component suppliers; manage design reviews, track lead times, and enforce delivery schedules.
Lead laboratory troubleshooting for qualification hardware anomalies; isolate setup/socket faults from true silicon failures and drive supplier corrective actions (CAPA) when board excursions occur.

Required Senior SoC Design Verification Engineer, Cloud
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will work as part of a Research and Development team. You will build verification components, constrained-random testing, system testing, and drive verification closure. You will verify digital designs, collaborate closely with design and verification engineers on projects, and perform direct verification. You will build constrained-random verification environments that exercise designs through their corner-cases and expose all types of bugs. You will manage the full life-cycle of verification, which can range from verification planning, test execution, to collecting and closing coverage.
We're the driving force behind our groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Cloud, Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools.
Identify and write all types of coverage measures for corner-cases.
Debug tests with design engineers to deliver functionally correct design blocks.
Close coverage measures to identify verification holes and to show progress towards tape-out.

Required Senior SoC and IP Design Engineer, Cloud
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
We're the driving team behind our groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Cloud, Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Define the block-level design document (e.g., interface protocol, block diagram, transaction flow, pipeline, etc.).
Perform Register-Transfer Level (RTL) coding (coding and debug in Verilog, SystemVerilog), function/performance simulation debug, and Lint/CDC/FV/UPF checks.
Participate in synthesis, timing/power closure activities.
Contribute to test plan and coverage analysis of the block and SoC-level verification.
Communicate and work with multi-disciplined and multi-site teams.

Required Senior SoC Test Engineer, Cloud
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
We're the driving force behind our groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Cloud, Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Collaborate with Architecture, Design and Verification teams to develop new product bring-up, validation, characterization, and qualification strategies and manufacturing test solutions for new High Performance Computing (HPC) products in advanced process technologies.
Verify test solutions on pre-silicon models (simulation or emulation) and develop ATE test modules and binning flows.
Develop and validate test programs on Automated Test Equipment (ATE) platforms for new product integration (NPI) in preparation for high volume manufacturing (HVM), working with ATE vendors and internal cross-functional teams.
Product sustain support, including volume data analysis, test time and yield improvements, assess test escapees and RMAs, localize failures, implement containment measures and partner with design, manufacturing, quality and reliability teams to root cause and implement corrective actions.
Develop tools, flows and methodologies to continuously improve and automate the testing life cycle.

As Senior System Engineer you will have significant impact on our multi-disciplinary R&D projects, grow with us as we venture into new technologies and will lead work groups in our projects as part of the connected devices line of products during the product lifecycle of both discovery and delivery.

The responsibilities will include defining System, HW, Embedded, ATE, SW & Integration requirements as well as contributing to the design stage of each discipline, defining the protocol, technical problem solving, proof of concept and field testing and assisting in tests design and investigations.



The position requires multidisciplinary understanding, ability to quickly grasp new technological aspects as well as constraints , the capability to work in a multi-site matrix organization and working closely in a Product and Platform team with other system engineers, embedded software developers, HW engineers, Integration Engineers as well as backend and front-end teams.

We are seeking a Data Engineer with strong technical expertise and a business-oriented mindset to lead end-to-end data, automation, and AI solutions. The role requires the ability to understand business needs and translate them into scalable, reliable technology solutions.

The successful candidate will design, develop, and maintain data pipelines, automation processes, analytics, and AI-enabled solutions that drive operational efficiency and data-informed decision-making. Strong collaboration, teamwork, and communication skills are essential, including fluency in English and the ability to work effectively with both technical and business stakeholders in a local and global environment.

Experience with Microsoft technologies (e.g., Azure, Power Platform, Power BI, Copilot) is a strong advantage. The position combines hands-on data engineering with automation, analytics, and AI innovation.

We support farmers by providing real-time actionable information to help them manage their herds. It provides pet owners with smart devices and data that give them a better understanding of their pet's activity and health needs, enriching relationships. It helps conservationists safeguard natural environments and wildlife.

Leveraging decades of Technological Research & Development experience across many markets, technologies, and species, along with development environments and Quality Assurance procedures, we're always inventing new ways to look after the health and well-being of animals. Our decades of experience keep us ahead of the curve by leveraging advanced Technological Solutions from enhancing the precious bond between people and their pets, to advancing animal healthcare and wildlife preservation.

Position Summary
The Technologist is responsible for supporting the transition of products from development to manufacturing and sustaining production throughout the product lifecycle. The role focuses on PCB/PCBA technologies, manufacturing processes, supplier management, DFM/DFT reviews, failure analysis, engineering change implementation, and continuous process improvement.

The company is based in Netanya.

Responsibilities:

Serve as the technical focal point for PCB and PCBA manufacturing technologies.
Work closely with the R&D and Lead DFM, DFA, reviews for new and existing products.
Support NPI activities and production transfer to manufacturing sites.
Review PCB stack-ups, materials, fabrication drawings, Gerber data, and manufacturing documentation.
Work closely with PCB and PCBA suppliers to resolve manufacturing issues and optimize yield.
Support engineering changes (ECO/ECR) and product lifecycle activities.
Lead root cause investigations and corrective actions for production and field failures.
Review and approve manufacturing documentation including INFO files, EQ files, specifications, and work instructions.
Drive continuous improvement initiatives focused on quality, cost, and manufacturability.
Support incoming quality requirements and supplier qualification activities.
Collaborate with R&D, Quality, Operations, , and Manufacturing teams worldwide.
Provide technical guidance regarding PCB technologies, materials, surface finishes, vias, stack-ups, and assembly processes.
Published effectively report results to peers and management
Manage the Spec and requirements of the Battery and NFC