לוח משרות דרושים מהנדסים בחיפה, לחיפוש זה נמצאו 500 משרות

We are looking for an outstanding Research Team Lead with deep hands-on expertise in large-scale distributed systems, AI framework infrastructure, and performance optimization on custom accelerators. If you are a visionary technical leader, a skilled communicator, and a team builder who thrives at the frontier of systems and AI research - you're welcome on board.
What Will You Be Doing?
Lead and grow a world-class team of researchers and engineers working on distributed AI infrastructure and systems software
Architect and own the software infrastructure enabling distributed training and inference on Huawei's custom accelerator hardware (e.g., Ascend NPU)
Drive research and development on communication libraries, runtime systems, memory management, and graph execution & synchronization at scale
Optimize end-to-end performance across large-scale clusters, covering both scale-up (multi-device) and scale-out (multi-node) configurations
Design and implement high-performance communication backends and collective operations (AllReduce, AllGather, broadcast) for distributed training workloads
Collaborate cross-functionally with hardware architects, compiler teams, and framework engineers to co-design hardware-software solutions
Publish and present research findings at top international venues (NeurIPS, EuroSys, SC, MLSys, OSDI) and represent the team externally
Mentor engineers and researchers, conduct performance and growth reviews, and shape team culture and technical direction
Partner with top academic institutions and open-source communities to advance the state of the art in distributed AI systems

we are looking for a Wafer-Scale System: Computation (LLM) and Communication (NoC) Co-Design.
Responsibilities:
Conduct cutting-edge research on the co-design of communication and computation for wafer-scale systems. On the communication side, the work focuses on architecting Networks-on-Chip, providing scalable, high-bandwidth, and ultra-low-latency interconnects that efficiently span multiple dies and support fine-grained data movement. On the computation side, the research emphasizes optimizing and mapping training and inference workloads to fully exploit wafer-scale resources, improving performance, scalability, and energy efficiency through intelligent task placement and scheduling.
Investigate various aspects of system design, including:
Network-on-Chip design, further including Topology exploration, routing algorithms, and protocol/flow-control design to support high-throughput collective communication, low-latency synchronization, and efficient model/data parallelism
Expressing and Mapping LLM Parallelism to Wafer-Scale System that simplify LLM parallelism (e.g., tensor, pipeline, and data parallelism) and efficiently map training and inference workloads onto wafer-scale system

we are seeking a skilled and motivated Data Scientist. This individual will play a pivotal role in identifying key data points for collection, developing strategies to accumulate data and deriving actionable insights an anomaly based on a solid foundation of relevant know-how. Also, will also be responsible for creating, testing, and deploying scripts and methods for data collection and analysis to support decision-making. The Engineer will collaborate with cross-functional teams to identify critical data sources to determine the most effective data collection strategies, will develop automated and scalable data collection pipelines, will ensure data quality, integrity, and consistency across all sources and may use AI techniques to refine the results toward failures predictions.

This is an excellent opportunity to work on challenging and complex projects at advanced technology environment with major companies in the semiconductor domain!

This role will enable you to improve your technical skills, working with the industry leading engineers over a wide range of topics while interacting with the business world.

The Application Engineer will provide expert level technical customer Pre-Sale and post-sale support for Cadence customers in Physical Design area.

We are looking for a Senior AI Modeling Architect to define and model the architecture of our next-generation AI processors. In this role, you will serve as a key technical authority - bringing not only strong modeling capabilities, but also the architectural vision to propose and drive end-to-end solutions to complex design challenges.
You will work at high levels of abstraction, partnering closely with HW and SW architects to co-invent optimal solutions, validate them through simulation, and influence design decisions based on experimental data.
Responsibilities:
Model CPU/AI processor functionality and performance using SystemC and pre-silicon simulation environments
Define and drive architectural solutions - not only identify problems, but come with concrete proposals and alternatives
Partner with lead HW and SW architects to co-design features and evaluate trade-offs across the stack
Analyze bottlenecks and performance on workloads reflecting future AI use cases
Provide proof-of-concept implementations for new architectural features and design alternatives
Potentially lead feature definition in addition to the modeling role

we are looking for a Compilation Technology Expert.
This team will operate under a unique manner, as described below -
The environment
- Startup-like intensity
Small team
High ownership
High visibility
Merit is the essence, not titles
- Fast pace
Todays state of the art is tomorrows baseline
We aim to go beyond
- Incubator mindset
Take on hard challenges, dismantle, and regroup as novelty
- Elite technical culture
Strong experts
Strong standards
Strong execution.
Ratio beats seniority, not the other way around
- No artificial boundaries
We challenge assumptions, and question constraints, and leave no quarter
- Direct exposure to the latest and greatest AI technology
Real hardware
Real toolchains
Real large-scale AI applications
All pass through and impacted by our work
- First-principles thinking
out-of-the-box is a compromise
Do not accept that a box had to exist in the first place.

Looking for a CPU performance modeling architect to take responsibility over the performance aspects of new CPU instructions or modes of operation. The role includes but is not limited to:
Partners with lead SW and HW architects to co-invent optimal HW and SW solutions that come to address requirements. Influences the direction based on experiments and simulation data
Models CPU functionality, performance and/or power in pre-silicon simulators
Defines and runs performance experiments to aid feature definition. Such experiments can be performed on a pre-silicon simulation environment or in a real system or on a combination of both or even in combination with analytical models
Provides experimental/proof of concept for new features and implementation alternatives meeting performance constraints.
Analyzes the bottlenecks of current CPUs on workloads that reflect CPU future usages
Potentially (in the future), lead a team doing above activities
An adequately qualified candidate can also become the leader of definition for some features in addition to all the roles above.

we are looking for a Senior Core Power Management Architect.
Job Description:
Will drive the implementation of autonomous core power management for best performance and power efficacy.
The Power expert will take charge in understanding business-units (customers) needs, and translate them to CPU core solution.
This expert will utilize his power management experience to deliver world-class power efficient HW-SW solutions for Huawei products.
Responsibilities:
Responsible for bringing Huawei CPU to a leading position in Performance-Power efficiency.

we are looking for a Senior CPU Core Architect.
The CPU Architect will take charge in defining a processor core that meets the requirement of high performance, high bandwidth, and scalable processing architecture. This architect will utilize his processor experience to deliver a world-class processor ASIC with many advanced features for Huawei products.

We are looking for a highly motivated backend software engineer specializing in creating high-scale, distributed backend systems.
You must demonstrate strong software engineering skills, excellent interpersonal communication, extreme ownership, and the ability to accept and give meaningful technical feedback.
You will be responsible for designing architecture, writing correct, robust code, maintaining and improving existing functionality, and shipping new features.
You will work as part of a Scrum-Agile cross-functional team and collaborate with front-end engineers, quality engineers, product managers, and more.
The platform you help us build will scale novel functionality to millions of Plus users worldwide.
Our team strives to set the bar for real-time, high-scale, mission-critical trading systems. We want to work with people who are excited by this goal and have the talent to deliver on it.
What Youll Do - Responsibilities:
Design and build scalable, high-availability mission-critical systems and APIs
Drive the migration of large-scale, distributed trading services towards cloud-native microservices
Solve problems using distributed, asynchronous messaging
Tackle technical challenges - performance, fault-tolerance, security, and live production issues
Work closely with product, DevOps\SRE, and infrastructure teams - we practice full-cycle development where developers own and operate what they build.
Mentor Jr engineers as a Senior member of the team

We are looking for a highly motivated Web engineer who specializes in creating exceptional user experiences.
As a pivotal member and technical leader of our Infrastructure Team, you will drive the technology that enables our product teams to accelerate development and innovate at a high standard.
Our team strives to set the bar for trading Web user experience. We want to work with people who are excited by this goal and have the talent to deliver on it.
You will work alongside highly skilled developers to shape the future of our trading app, ensuring we remain at the cutting edge of web technology.
What Youll Do - Responsibilities
Drive Infrastructure & Architecture: Architect, implement, and maintain web-based client-side infrastructure to accelerate the workflows of our product web developers.
Drive Continuous Modernization: Take a leading role in significantly upgrading our application's architecture. You'll dive right into our team's current flagship projects, enabling micro-frontends and transitioning to a highly modular architecture, and help us identify what we should modernize next.
Enhance Product Quality: Redesign our mobile web applications with a strict focus on improving UI/UX, performance, and stability while enabling a modern tech stack built on a pure Single Page Application (Vue3) architecture. And yes, please bring your AI assistants along; let the robots write the boilerplate while you solve the complex architectural puzzles.
Code Excellence: Be responsible for designing architecture, writing correct, robust code, maintaining and improving existing functionality, and shipping new features.
Collaboration: Work as part of a Scrum-Agile cross-functional team and collaborate with backend engineers, quality engineers, product managers, designers, and more

our companys Autonomous Driving group in Haifa is looking for an Electrical Validation & Embedded SW Engineer. This is an exciting opportunity to join a growing team of highly talented engineers, working on the worlds most advanced SoCs for ADAS and self-driving vehicles.
In our company, Electrical Validation engineers enable, debug, and validate high-speed interfaces - like LPDDR4/5/6, PCIe Gen4/5, CDPHY, and MPHY - using high-end Lab measurement equipment and advanced SW tools. This dynamic work environment requires interfacing with Silicon and hardware design engineers, Software developers, Signal Integrity, and System Validation teams. The proximity to Signal/Power integrity simulation activities - we are a single SIPI/EV team - is another powerful advantage, enabling joint simulation-measurement effort.
What will your job look like:
You will join a team of talented and experienced EV/SI/PI engineers with wide scope of responsibility, from Pre-Si SI/PI simulations to Post-Si Electrical validation and debug, covering all the high-speed analog interfaces of our companys EyeQ products.
Responsibilities include performing electrical spec compliance and system margin validation, interface optimization, statistical results analysis, validation flow definitions and automation, validation SW tools development, etc.
You will also deal with FW development, automation enabling, data post-processing and debug of high-speed interfaces, like LPDDR4/5, PCIe Gen4/5, and D/C/MPHY.