לוח משרות דרושים מהנדסים בחיפה

The Design V&V Lead is responsible for managing Haifa-based V&V team members and for planning and coordinating V&V project activities.
The Haifa-based team members are part of an integrated V&V team located in Israel, the United
States, and Poland.



The V&V Lead will also support product development activities as a Test Engineer by designing and implementing detailed, comprehensive, well-structured test plans and test procedures.
The V&V Lead will need to have people management experience, as well as technical experience, including instrumentation, medical device V&V, and test method validation.
The V&V Lead should be creative and proactive to work successfully in a fast-paced environment, contributing to early prototype evaluations, test method development, design feedback to engineering teams, defect identification, and troubleshooting.



This is a full-time, exempt position located in our Haifa, Israel office and reports to the Verification and Validation Manager.









ESSENTIAL DUTIES AND RESPONSIBILITIES:

Line manager to Israel-based V&V Test Engineers and V&V Test Technicians for design verification activities.
Contribute to continuous improvements of the quality system and V&V process as part of the integrated V&V team across multiple locations.
Lead a team of different role types and varying levels of experience to perform the design V&V activities in support of product development activities.
Engage with leadership and cross-functional peers to ensure the design V&V team is integrated into the product development process, meeting both product quality and milestones on time.
Coordinate V&V activities of product development and sustaining projects.
Serve as signature alternate for V&V Manager on project-level documents, when appointed.
Execute V&V engineering work as an individual contributor when needed:
Plan test strategy and establish clear traceability between requirements and test procedures.
Analyze requirements and write test procedures with robust coverage of requirements using different test scenarios.
Write instruction-based test procedures and design test fixtures and/or SW tools as needed.
Guide and participate in the review of team members work output (above bullets) as needed to ensure a consistent quality level.
Train V&V team members on the quality system and V&V process.

This role offers the opportunity to broaden your impact and build expertise in regulated medical software development while partnering closely with R&D and cross-functional teams.

This is a full-time position located in our Haifa, Israel office and reports to the Software Quality Assurance Manager.





What you will do

Review requirements, specifications, design and validation documents, test protocols, reports, and traceability matrices, and provide structured, risk-based feedback.
Guide development teams in improving quality, completeness, and compliance of SDLC deliverables.
Support validation of software tools and development infrastructure.
Help ensure high-quality releases while aligning with applicable standards and regulatory expectations.
Collaborate with cross-functional stakeholders to support projects from early design through delivery.

As a System Lead Engineer in the Nitro team, you will be responsible for defining Annapurna Labs Network Interface Card (NIC) hardware. Following the development and validation of our NIC, and bringing the NIC to mass production.

Youll provide leadership in new technologies of the HW interfaces, bringing them to large-scale deployment, in a continuous effort to deliver a world-class customer experience. This is a fast-paced, intellectually challenging position, and youll work with technical experts, senior leaders, and multiple areas of technology.

Key job responsibilities
As Lead engineer youll get involved with the first architecture discussions and through design development, readiness to production until product exposure to customer. Youll handle hardware and software system related aspects, such as: architecture definition, mechanical design, thermal and power design, signal integrity of high speed interfaces (PCIe, High Speed Ethernet and DDR), boot flows, recovery flows, remote debug hooks, firmware live-update flows, system health monitoring sensor, report flow, etc... This is a fast-paced, intellectually challenging position, and youll work with thought leaders in multiple technology areas. Youll have high standards for yourself and everyone you work with, and youll be constantly looking for ways to improve your products performance, quality and cost. Were changing an industry, and we want individuals who are ready for this challenge and want to reach beyond what is possible today.

A leading electronics company is seeking an experienced Field Application Engineer with expertise in RF electronics, combining deep technical knowledge with strong sales and commercial process capabilities. The role involves providing high-level Technical Support and guidance to clients in the semiconductor and defense sectors in Israel.
Key Responsibilities:
Provide engineering and Technical Support to clients in the semiconductor and defense sectors, with a focus on RF and electronic components.
Lead pre-sales technical activities, including gathering and defining customer technical requirements and tailoring solutions accordingly.
Drive sales processes and maintain ongoing commercial engagement with company clients.
Respond to technical inquiries related to electronic interfaces, system integration, and product operation.
Identify and pursue new business opportunities with existing and prospective clients.
Collaborate closely with development and manufacturing teams to ensure alignment between product capabilities and customer requirements.

As a member of our physical design team, you will be performing various electrical analyses at the block or chip level, including but not limited to Static/Dynamic IR, EM, Noise, and Signal EM.
You will work with the CAD/technology teams for flow bring-up and validation.
You will also collaborate with the implementation team during the entire chip design cycle to drive sign-off closure for tape-out.
You will handle schedules and support cross-functional engineering efforts.

As an Applied Scientist in our team, you will be responsible for the research, design, and development of new AI technologies for personalization. You will adopt or invent new machine learning and analytical techniques in the realm of recommendations, information retrieval and large language models. You will collaborate with scientists, engineers, and product partners locally and abroad. Your work will include inventing, experimenting with, and launching new features, products and systems.

As an ENA Firmware SW development engineer, you will play a key role in shaping architecture definitions and SW system designs, and help to resolve complex customer issues. You will continuously evolve technically, while working to monitor our cloud health, maintain high quality standards, develop highly-optimized code, and provide exceptional customer satisfaction.

We are redefining urban mobility by proving that autonomous vehicles can navigate complex environments using vision-only technology.
As our Hardware Systems Integration Engineer, you will be the lead architect responsible for the "nervous system " of our vehicles. You won't just be selecting components; you will be evaluating infrastructure that enables our AI software to see, process, and React to the world in Real-Time.
Responsibilities:
* Vision-Centric Architecture: Lead the selection and integration of high-dynamic-range (HDR) automotive-grade cameras.
* Compute Platform Selection - Evaluate and benchmark high-performance edge platforms (e.g., NVIDIA Orin, Qualcomm Snapdragon, Ambarella, or custom SOC solutions) capable of handling massive parallel video streams with minimal latency.
* Thermal & Power Integrity: Design integration of computing HW into automotive grade environment. This work can be done with external suppliers.
*  system Synchronization: design and ensure sensor synchronization.
* Redundancy Planning: architect fail-operational hardware systems to ensure the vehicle remains safe even if a specific component or communication bus fails.
* Present to and consult with the group leaders as to hardware design trade-offs

Lead next generation inference solution optimized for power, performance and area. Considering scalable solution for large scale systems with many resources. Covering efficient data delivery and workload map.

What will you be doing?
Envision, design and develop new features in all layers of the HPC / AI stack, from the application level, through the programming model (e.g. OpenMP, MPI) and down to the supporting libraries/middleware
Research, design and implement features for HPC / AI applications using parallel programming models (e.g. OpenMP, MPI), accelerators offloading and memory tiers.
Contribute to open-source scientific computing, networking and I/O libraries
Research, design and assist in developing hardware offloads for features relevant for scientific, deep learning, and data-intensive workloads.

What will you be doing?
Envision, design and develop new features in all layers of the HPC / AI stack, from the application level, through the programming model (e.g. OpenMP, MPI) and down to the supporting libraries/middleware
Research, design and implement features for HPC / AI applications using parallel programming models (e.g. OpenMP, MPI), accelerators offloading and memory tiers.
Contribute to open-source scientific computing, networking and I/O libraries
Research, design and assist in developing hardware offloads for features relevant for scientific, deep learning, and data-intensive workloads.

We are currently looking for a Performance Simulation Expert develop and evaluate next generation performance features as well as develop the future generation of our Compute system simulation infrastructure, models and analysis tools
Develop and analyze performance and power features in our cycle accurate pre-silicon model and improve the accuracy of the current Server system simulator
Design the architecture of the new generation system simulation platform that will be used to analyze performance of Server (Compute and AI) workloads and identify performance bottlenecks
Develop new technologies, methodologies and tools for simulation. Analysis and debug of applications and workload on Huawei servers
Propose and simulate optimizations and innovations on the HW and SW in order to improve server performance for given workloads
Distribute the simulation platform, train and support other teams in China and in Europe using the simulation platform, technology and methodology.

Our team at the Huawei Computing Network Innovation Lab is looking for exceptional talent to join us and lead the development of next generation data centers. We create cutting-edge technologies that synergize software and hardware in tandem to accelerate compute, storage and networking at large-scale. We aim to drive innovations and deliver software defined infrastructure and algorithms to HPC, AI/ML, and Big Data applications.
We are looking for outstanding candidates with hands-on experience in development and optimization of AI frameworks. If you are a team player with excellent communication skills and motivation to revolutionize application performance, youre welcome on board!
What will you be doing?
Work as part of an innovative research team to analyze, develop, test and deploy improvements that enhance Huaweis distributed AI framework.
Develop optimizations that leverage hardware accelerator capabilities, minimize communication overhead and improve training/inference throughput
Push the boundaries of the state of the art in LLM performance and efficiency, including model compression and quantization
Analyze, profile and optimize the latest LLM AI algorithms, and implement as production-quality software libraries for latency-critical use-cases on next-generation hardware.
Work in a distributed computing environment to optimize for both scale-up (multi-device) and scale-out (multi-node) systems
Utilize advanced concepts such as Uncertainty Quantification, Mixed Precision Computing and Model Sparsity to improve performance and enable training of very large AI models
Collaborate with partners from top universities, and open-source communities to conduct state-of-the-art research.