לוח משרות דרושים משרה מלאה

We are seeking an experienced Cybersecurity Manager to oversee a global cybersecurity team. This role is responsible for protecting enterprise systems, networks, and data, driving security initiatives, ensuring regulatory compliance, and managing cyber risk across the organization.
Key Responsibilities:
Lead daily operations of the cybersecurity team, ensuring high levels of performance and service.
Execute, implement, and enforce cybersecurity strategies, standards, and policies.
Manage security incident response, threat detection, vulnerability management, and risk mitigation.
Collaborate closely with IT, Compliance, Legal, and Executive teams to align security initiatives with business needs.
Drive adoption and optimization of Microsoft 365 security tools and services.
Ensure secure configuration and management of Active Directory, Azure AD, Windows Server, DNS, DHCP, and related systems.
Support cybersecurity audits, compliance programs, and regulatory reporting efforts.
Mentor and develop cybersecurity staff, promoting continuous improvement and skill advancement.
Stay informed on emerging threats, technologies, and regulatory changes.

we are leading the global shift to additive manufacturing with innovative 3D printing solutions for industries such as aerospace, automotive, consumer products and healthcare. Through smart and connected 3D printers, polymer materials, a software ecosystem, and parts on demand, our company solutions deliver competitive advantages at every stage in the product value chain for both manufacturing and prototyping. The worlds leading organizations turn to our company to transform product design, bring agility to manufacturing and supply chains, and improve patient care.
Overview:
We are looking for a Production Planner to organize production according to demand and quality standards.
An excellent production planner is well-versed in production procedures and ways to optimize them. They are organized and results-driven with great problem-solving skills. Advanced communication and computer skills are very useful for the role.
The goal is to ensure the smooth and cost-efficient flow of our production operations.
Responsibilities
Maintain supply plans to meet demand requirements while balancing inventory, capacity, and service levels
Convert demand forecasts into supply plans, purchase plans, and production requirements
Monitor material availability and identify potential supply constraints or risks
Monitor supply plan execution, lead times, and delivery commitments, and challenge deviations or potential risks with relevant stakeholders
Collaborate with Procurement, Manufacturing, Quality, and Logistics to ensure supply plan feasibility
Analyze inventory levels and recommend optimization actions
Evaluate and incorporate the impact of ECOs on supply and inventory, and propose necessary adjustments
Proactively identify gaps between supply and demand and propose mitigation plans
Support S&OP, supply reviews by providing insights based on supply and demand data
Track and report key supply KPIs as service level, shortages, inventory health, and plan progress
Maintain planning parameters, master data, and planning tools to ensure planning accuracy
Support New Product Introduction (NPI) by coordinating material availability, production readiness, and supply chain alignment to ensure timely launch.

We at our company are passionate believers in the value and power of 3D printing, and in the change it can bring to design, innovation and manufacturing. The solutions we create are used by over 20,000 enterprises worldwide, and are rapidly changing the way products are imagined, designed, marketed, produced, supplied and sold. We are literally shaping the world that surrounds us - from the products and services in our lives and homes, to our health and quality of life, our transport, security and economies, to how we teach, research and even learn.
we are the largest 3D printing solutions company in the world - a company at the forefront of 3D printing innovation for more than 25 years
In this role you will:
Serve as the Finance business partner to support Business units:
Serve as the business partner for multiple technologies leaders.
Responsible for budget management and analysis throughout the AOP, quarterly forecasts and actuals.
Take an active role in strategic and road map processes including building 5-years models, to support financial planning and strategic decisions making.
Participate in the Product Life Cycle process implementing business plans for new/ existing products, analyze and evaluate projects (including ROI and go/no go analysis) and support financial issues within the process.
Participate in financial improvement plans to meet quarterly/annual objectives.

As a Design Verification Manager for the IP Group, you will lead a focused team responsible for the quality and reliability of our critical IP blocks. You will steer the IP verification roadmap, oversee the development of complex testbenches, and ensure our next-generation AI silicon meets the highest standards. Leading a team of talented engineers, you will tackle challenges at the unit and sub-system levels, playing a pivotal role in delivering high-performance hardware for the worlds largest AI clusters.

Key Responsibilities



Lead and mentor a team of design verification engineers, defining the technical roadmap and methodology for ASIC verification across unit and IP/sub-system levels
Drive the creation and execution of comprehensive design verification plans, ensuring all functional requirements are met on schedule for complex digital IPs
Oversee the architecture and maintenance of block-level verification strategies, heavily utilizing SV-UVM, alongside Formal Verification where applicable
Define functional coverage goals and quality metrics, driving the IP team toward 100% verification closure and sign-off
Partner closely with IP Design and Architecture teams to align on specifications, root-cause complex bugs, and optimize the IP development cycle

we are looking for a strategic and analytical Senior Compensation & Benefits Partner to lead Total Rewards across EMEA & APAC.
In this role, you will design, implement, and manage competitive and compliant compensation and benefits programs, while partnering closely with regional leaders and the global Total Rewards team. Youll balance global consistency with local market expertise and play a key role in shaping our employee value proposition across diverse markets.
What Youll Do
Compensation Leadership
Lead regional merit, bonus, equity, and promotion cycles
Provide guidance on hiring, mobility, promotions, and retention
Conduct market pricing and compensation modeling
Partner on job architecture and leveling frameworks
Ensure compliance with pay transparency and labor regulations
Benefits Strategy & Management
Oversee health, retirement, wellness, and insurance programs across EMEA & APAC
Lead renewals and vendor partnerships
Support global harmonization while respecting local requirements
Governance & Compliance
Ensure compliance with local labor and tax regulations
Maintain documentation, controls, and audit readiness
Monitor regulatory changes and assess program impact
Business Partnership
Serve as the primary Total Rewards partner for HR and business leaders in the region
Translate complex compensation topics into clear guidance
Support manager enablement and employee education
M&A & Integration
Support compensation and benefits due diligence for mergers and acquisitions
Lead Total Rewards integration planning and post-merger harmonization (PMI).

As an Expert EMIR & Power Integrity Lead, you will be a core technical contributor ensuring the power robustness and long-term reliability of our high-performance connectivity silicon. You will own from block level to full-chip the Electro-Migration and IR Drop (EMIR) methodology, analysis, and sign-off, working at the intersection of Physical Design, Analog/Mixed-Signal design, and Package Engineering.

You will be responsible for defining power grid architectures and validating that products meet aggressive voltage drop and reliability targets in advanced FinFET process nodes. Your work will directly impact the performance and yield of chips operating in the worlds most demanding AI and cloud environments.

Key Responsibilities

Lead static and dynamic IR drop analysis, signal/power electromigration (EM) verification, and self-heat analysis from block level to full-chip sign-off
Define and implement robust EMIR flows and methodologies using industry-standard tools (Ansys RedHawk-SC, Cadence Voltus, or equivalent)
Collaborate with Physical Design teams to define optimal power grid structures, via pillars, and strap distributions to minimize voltage drop while maximizing routing resources
Work closely with Analog/SerDes designers to analyze current profiles and ensure robust power delivery to sensitive high-speed IP blocks
Partner with Package Design engineers to perform Chip-Package-System (CPS) co-analysis, optimizing bump patterns and package routing for superior Power Integrity
Drive root-cause analysis for voltage drop violations and EM risks; propose and implement layout fixes alongside the PD team
Verify current density rules for ESD protection networks and ensure compliance with foundry reliability constraints
Support silicon bring-up by correlating simulation results with actual silicon measurements and yield data

we're seeking a visionary Expert IC Package Design Lead to help build our local engineering powerhouse from the ground up. This is a unique opportunity to take on meaningful product ownership in a new site, leading the physical implementation strategy for chips that power the world's largest AI clusters.

As an Expert IC Package Design Lead, you will be a core technical contributor in the development of advanced IC packaging solutions for high-performance connectivity silicon.
You will own package flow, architecture, design, and qualification from concept through production, working closely with silicon, signal integrity, power integrity, mechanical, manufacturing, and external OSAT partners.You will be responsible for defining package technologies that meet aggressive electrical, thermal, mechanical, and cost targets, enabling products to operate reliably in the worlds most demanding AI and cloud environments.

Key Responsibilities

Own end-to-end IC package design, from early architecture and feasibility through detailed design, qualification, and high-volume manufacturing
Define package architecture and technology selection (organic substrates, advanced laminate, interposers, multi-die/chiplet packaging, CoWoS - 2.5D/3D integration)
Lead signal integrity (SI), power integrity (PI), and thermal considerations at the package level for high-speed, high-power devices
Drive package layout, substrate routing, bump/ball maps, stack-ups, materials selection, and mechanical constraints
Collaborate closely with silicon design, SerDes, system, SI/PI, and reliability teams to optimize overall product performance
Interface with OSATs, substrate vendors, and manufacturing partners to ensure design-for-manufacturability (DFM), yield, and cost targets
Lead package-related risk assessment, failure analysis, and corrective actions during bring-up and production ramp
Support NPI, qualification, and product sustainment activities, including vendor audits and technical reviews

we are leading the global shift to additive manufacturing with innovative 3D printing solutions for industries such as aerospace, automotive, consumer products and healthcare. Through smart and connected 3D printers, polymer materials, a software ecosystem, and parts on demand, our company solutions deliver competitive advantages at every stage in the product value chain. The worlds leading organizations turn to our company to transform product design, bring agility to manufacturing and supply chains, and improve patient care.
As part of this role you will:
Provide on‑line engineering support and resolve mechanical/technical issues fast.
Improve yield, cycle time, labor efficiency, and overall production performance.
Maintain and optimize work instructions, documentation, tooling, and fixtures.
Support NPIs/EOL and collaborate with cross‑functional teams, subcontractors, and partners.
Reduce rework and scrap and lead second‑source qualifications to strengthen quality and supply resilience.

As a Physical Design CAD Lead, you will be responsible for the physical implementation environment. Your primary mission is to build, optimize, and support the automated flows from RTL to manufacturable GDSII tape-out. You will own the flows, Database and will support the whole PD team to optimize their blocks for Power, Performance, Timing while keep the team aligned on Methodical, Efficient and balanced work Environment.


Key Responsibilities

Design and maintain automated flows for Synthesis, Place & Route, and Floor-planning
Develop robust environments for Static Timing Analysis, Power Analysis, and Physical Verification (DRC/LVS/ERC)
Write custom plug-ins and scripts to extend the capabilities of vendor tools, tailoring them to our specific process node constraints and flows
Create automated "dashboards" and feedback loops to help design teams track and improve Power, Performance, and Area metrics across iterations
Collaborate with EDA vendors (Synopsys, Cadence, Siemens/Mentor) as consulters for our developed flows and results analysis     

As the Physical Design Chip Top Expert you will be a Key member of our PD Team in Israel R&D center. You will run PD execution of SoC Top level for chips that drive the worlds largest AI clusters. As PD Top Level Lead, you will own all PD disciplines of the Chip and own the T.O GDS that meet the chip signoff Criteria (Timing, LVS, EMIR, DRC, PV etc. ) ensuring our silicon meets the extreme performance, power, and area (PPA) targets required for AI scale.

Key Responsibilities

SoC Top level Ownership and oversee the Chip convergence.
Take full ownership of Top Level physical implementation, including floor planning, P&R, CTS, Power/Clock distribution, Power integrity and Timing/Physical signoff
Work closely with the Architecture, Design, DFT, and Product teams to achieve optimal Power Performance Area (PPA). This involves conducting feasibility studies for new architectures and optimizing runs to ensure the best Quality of Results (QoR)
Address complex signal integrity, thermal, and power challenges inherent in high-speed connectivity silicon
Work Closely with Package team on Bump map to Ballout taking into consideration all Signal integrity aspects