לוח משרות דרושים הייטק תוכנה בצפון, לחיפוש זה נמצאו 210 משרות

We are seeking an experienced QA Specialist to join our ITPE (Interconnect Product Engineering) Test/Software Development team. This position will be part of our growing team, which develops testing frameworks, core test infrastructure, and engineering tools for optical transceivers and next-generation interconnect our products. We develop a collaborative and inclusive work environment, where ideas are shared and innovation is encouraged. As a Senior QA Specialist in this group, you will own the quality of the frameworks, core libraries, and tools our developers build, ensuring they are stable, reliable, and production ready. The ideal candidate should bring a robust understanding of the SW development lifecycle and the QA role within it.

What youll be doing:
Define and own QA strategy, test plans, and quality standards for testing platforms, essential libraries, and utilities.
Build and maintain automated test pipelines; integrate quality gates into CI/CD workflows.
Maintain regression suites that catch breakages as frameworks evolve.
Develop test fixtures, mocks, and simulators for testing code in isolation.
Track quality metrics and generate summary reports of testing activities.
Collaborate with teams across ITPE including NPI, MP, data intelligence, and R&D.

We are looking for an excellent, creative, and independent IC Test Validation & Automation Engineer to join our Networking unit. Our Networking has continuously reinvented itself over the years, delivering industry-leading high-speed Ethernet and InfiniBand solutions that push performance, bandwidth, and reliability from one generation to the next. In this role, you will help transfer our Network Silicon IC products, including Switch, NIC, and SmartNIC devices, from design engineering to high-quality mass production. You will define and automate IC test validation methodologies, develop validation tests and automation infrastructure, and build scalable flows for regression execution, results collection, reporting, and debug.

You will work closely with HW, SW, FW, SPE, SLT, DFT, security, and production teams, and will be responsible for improving test stability, coverage, quality, and debug visibility across wafer-level and final-test environments. The role includes troubleshooting complex test issues, improving validation methodologies, integrating tools such as Jenkins, Git, Jira, and automation agents, and acting as a gatekeeper for IC test program quality before production release. If you are passionate about IC product testing, automation, and enabling the highest-quality Networking products, we would like to hear from you.

What you'll be doing:

Definition and automation of IC test validation methodologies and procedures.

Developing validation tests and automation infrastructure.

Building Jenkins-based flows for regression execution, result collection, and reporting.

Using Git-based development workflows for test infrastructure, reviews, and releases.

Integrating Jira and MCP-based tools into validation, debug, and issue-tracking flows.

Maintaining products quality by improving test stability, coverage, quality, and debug visibility.

Troubleshooting test issues and improving automated testing methodologies.

We are seeking a hands-on, results-focused Manufacturing & Production Security Specialist to join our ITPE (Interconnect Product Engineering) organization. You will own and drive cybersecurity standards across production environments and testing lifecycles, spanning networking product lines manufactured at internal and contract manufacturing sites. We develop a collaborative and inclusive work environment, where ideas are shared and innovation is encouraged.

As the ITPE Security Specialist, you will collaborate with Infrastructure Architects and Test Engineering Developers to design, build, and implement a highly secure PKI environment and robust data paths. This role combines deep technical security implementation with governance spanning on-site and outsourced manufacturing locations, ensuring strict security compliance while enabling engineering velocity.

What youll be doing:
Implement, automate, and maintain a robust and secure PKI infrastructure; build secure Key Provisioning and Code Signing workflows within ATE pipelines.
Own lifecycle management of digital certificates and cryptographic identities across all product families (LinkX, switches, NICs).
Partner with test developers to harden the Test Engineer Datapath, preventing data tampering or leakage.
Implement security baselines, endpoint protection, and AD Privilege Management across test stations and MES systems.
Define, enforce, and audit security policies across all internal and external production sites (Contract Manufacturers).
Implement network segmentation between corporate IT, engineering networks, and the manufacturing floor.
Own recurring security syncs and present security status updates to ITPE leadership.

We are looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you'll be doing:

Physical design of blocks according to specifications under challenging constraints targeting for the best power, area, and performance.
Be exposed and work on a variety of challenging designs (including high cell count and HS blocks). Resolving complex timing and congestion problems.
Daily work involves all aspects of physical design chip development (RTL2GDS) - synthesis, power and clock distribution, place and route, timing closure, power and noise analysis, and physical verification.
Taking part inflows development.

We are looking for a best-in-class Senior Full-Chip Verification Engineer with a strong infrastructure mindset to join our Networking Silicon team. In this role, you will be responsible for the development and verification of our next-generation NICs at the system level, while also driving the evolution of the simulation infrastructure powering our verification flows. You will contribute to the architecture of high-speed communication devices by driving full-chip verification execution for the networking solutions powering the world's most advanced data centers, in a meaningful, growing environment where you make a huge impact in a technology-focused company.

What you'll be doing:

Simulation Infrastructure & Acceleration: Identify bottlenecks in the verification flow and engineer creative solutions - building frameworks, optimizing regressions, and accelerating simulation throughput through innovative tooling.

Multi-Language Development: Work across a diverse technology stack (SystemVerilog/UVM, Specman, Python, C/C++, scripting) - writing code and solving problems at every layer, from RTL testbenches to infrastructure utilities and automation.

System-Level Debug & Analysis: Gain a strong understanding of chip micro-architecture and features, investigate, debug, and resolve cross-block issues to guarantee feature correctness and compliance.

AI-Enhanced Development: Accelerate development by leveraging cutting-edge AI coding tools and frameworks - applied to both verification and infrastructure challenges.

Cross-Team Collaboration: Work closely with multiple teams within organizations such as Architecture, u-arch, Firmware and all units inside the NIC.

We are seeking a Front-End Integration Engineer for the NIC Silicon group. Join our team in our Networking business unit and be part of the innovative build and implementation of the next generation Network Adapter Silicon chips. Contribute to the development of powerful communication devices.

What You'll Be Doing:

Own and maintain Continuous Integration pipelines. Monitor, complete, and fix daily and nightly CI flows in front-end build areas. These include Lint, Synthesis, Equivalence Checking and Simulation.

Automate EDA Flows: Build, develop, and maintain robust automation scripts using Python, Tcl scripting, and Shell to integrate EDA tools (Synopsys, Cadence) into automated build pipelines.

Manage Perforce Integration: Maintain multi-IP branch/stream strategies, manage workspace specs, complete hardware build drops, and handle release labels/tags in Perforce (Helix Core).

Support Engineering Teams: Act as the primary point of contact for RTL and verification engineers to debug flow crashes, bottlenecks, environment setups, and CI failure reports.

Enforce Quality Gates: Implement automated check-in and change list triggers to run sanity checks, linting, and style enforcement before code is committed to main streams.

Optimize Infrastructure: Monitor compute farm resources (LSF) and storage usage to reduce pipeline runtime and improve overall execution efficiency.

We are now looking for a Power Optimization and Analysis Engineer! We prides ourselves on having energy-efficient products. We believe that continuing to maintain our products' energy-efficiency compared to competition is key to our continued success. As part of the u/arch team in the Switch group, you will be responsible for analyzing full chip and unit-level power data and driving the FE/BE ASIC teams to improve their units power efficiency; you will be responsible for researching, developing, and deploying methodologies to help our products become more energy efficient. Key responsibilities include developing techniques to model, analyze, and reduce power consumption of our Switches product line.

As a member of Switch u/arch Team, you will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, and Physical Design teams to study and implement power analysis and reduction techniques for our next generation switches. Your contributions will help us gain early insight into energy consumption of graphics and artificial intelligence workloads, and will allow us to influence architectural, design, and power management improvements.

What You'll Be Doing:

Use internally developed tools and industry standard pre-silicon gate-level and RTL power analysis tools, to help improve product power efficiency.

Develop and share best practices for performing pre-silicon power analysis.

Perform comparative power analysis, to spot trends and anomalies, that warrant more scrutiny.

Interact with architects and RTL designers to help them interpret their power data and identify power bugs; drive them to implement fixes.

Select and run a wide variety of workloads for power analysis.

Prototype new architectural features in Verilog and power analysis.

Our Networking System Product Engineering group is looking for an excellent Software Engineer. The position requires an understanding of HW and SW to provide stable, efficient, smoothly running production tests, to enable high availability, while ensuring the quality of the products being shipped to customers. You will lead the development of our products and raise the bar of the software development quality in the group. We have crafted a team of extraordinary people, whose mission is to push the frontiers of what is possible today and define the platform of tomorrow.

What youll be doing: 

Design and develop automated tests for networking Switches and Adapters while working closely with the HW, ASIC, and SW Engineering teams to achieve a reliable test with high coverage.

Exposed to various aspects of design, DFT, and test of our next-generation network products.

Take a significant part in the definition and development of tests from the development level to the final test of Network-Systems.

Utilize test suites to find, debug and resolve problems with production process.

Ability to drive projects to full execution in time and working under pressure of schedule and multi project environment.

Supporting and fixing bugs of existing code. Supporting production lines for: deployments, patches, maintenance.

Test Verification and Validation (both HW and SW). Troubleshooting and streamlining/optimizing our testing procedures.

We are seeking an experienced Senior Firmware Engineer to join our NIC Firmware Core team, with a special emphasis on simulation for network adaptors and verification infrastructure. Youll be part of a forward-thinking team dedicated to advancing the tools and frameworks that are used to develop the cutting-edge networking adapter technologies. Your role will be to drive the success of our current and upcoming networking devices by working across various platforms, including C++ object-oriented simulation, verification frameworks and C layer interfacing hardware and firmware.

What Youll Be Doing:

Take part in implementing and assimilating frameworks for Design and Verification both for real-time and simulator environments.

Addressing and solving automation and performance challenges.

Collaborate with chip design, software, and architecture teams to define and craft legacy and new firmware flows.

We are looking for an experienced Firmware Engineer to join the NIC Firmware team at the Yokneam site. The Firmware team develops cutting edge networking features for cloud, HPC and storage. We drive the data growth of the worlds biggest companies. With talented engineers around the globe, the work environment is dynamic, meaningful, and fast-paced.

What you will be doing:

Work closely with the architecture and different software design teams.

Implement new features in the core of our NIC firmware in pre and post silicon environment.

Develop verification tests for advanced features in a highly complex and sophisticated Firmware testing environment.

Gain a deep understanding of system debug, networking technology and stacks, as well as the HW/FW/SW relationship.

You will learn how a big software project is operated, maintained, qualified and released, and how Hardware and Firmware are developed.

We are seeking an experienced Senior Software Engineer to join our NIC Firmware Core team, with a special emphasis on simulation for network adaptors and verification infrastructure. Youll be part of a forward-thinking team dedicated to advancing the tools and frameworks that are used to develop the cutting-edge networking adapter technologies. Your role will be to drive the success of NVIDIA's current and upcoming networking devices by working across various platforms, including C++ object-oriented simulation, verification frameworks and C layer interfacing hardware and firmware.

What Youll Be Doing:

Develop a network adapter simulator that will be used for both development and testing of pre-silicon networking features.

Take part in implementing and assimilating frameworks for Design and Verification both for real-time and simulator environments.

Addressing and solving automation and performance challenges.

Collaborate with chip design, software, and architecture teams to define and craft legacy and new firmware flows.

We are looking for a Storage Software Architect to join the architecture group. You will be part of a team that shapes the next generation of storage for AI: training, inferencing, KV cache, RAG and more. Utilizing the best from our network products, DPUs and NICs, working closely with hardware architects, SW architects and external customers, defines the programming interfaces, protocols and management. We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform of tomorrow. We work, think and learn as a team. We thrive in a deeply strong environment and we're passionate about a culture that demands innovation and the highest standards. The rewards are sweet and include collaborating with some of the smartest people in the industry, an aggressive compensation plan that rewards top performers, and the opportunity to work on products that transform the way people work and play.

What youll be doing:

Define how storage for AI clusters should look like.

Research and analyze AI storage workloads, POC ways to optimize them.

Design the storage SW stack for AI, APIs, and offloads.

Lead hands-on POCs.

Drive HW features to next generation of DPUs and NICs.

We are rapidly growing into new verticals, and we are seeking a visionary Developer Relations Senior Manager to broaden our impact. In this regional leadership role, you will champion Israels growing AI ecosystem, managing a high-performing team of Developer Relations Managers.

You will lead technical projects in GenAI/ML application development, consumer internet, and embedded AI systems. Working at the crossroad of engineering, strategy, and community, you will promote our hardware and SDK offerings. This role supports faster adoption of GPU-accelerated technologies by developers, startups, and ISVs. If you are a technically fierce, highly autonomous leader who thrives in a matrixed environment and wants to build the future of AI, let's talk.

What Youll Be Doing:

Lead & Mentor: Guide, collaborate and encourage a regional team of Developer Relations Managers covering Israel's dynamic AI ecosystem.

Drive Technical Strategy: Architect and complete a comprehensive developer adoption strategy for key industries, ensuring our platforms remain the gold standard.

Build Technical Alliances: Establish deep, positive relationships with CTOs, engineering leads, startups, and ISVs within the local ecosystem.

Evangelize & Accelerate: Act as the ultimate technical mentor and focal point for the developer community. Help developers unlock the full value of our SDKs and hardware to solve complex, real-world problems.

Champion the Community: Lead our presence at targeted developer events, hackathons, and industry activities.

Bridge the Matrix: Collaborate across internal product divisions, sales geographies, solution architects, and marketing teams to align our local ecosystem strategy with global value messaging.

We are looking for a QA Manager to own a new testing domain, which enables our products to meet the industry leading benchmarks of efficiency and quality. The ideal candidate will able to learn new features, execute manual/automated tests and be technical expert to the team

What youll be doing:

Lead the QA team from the planning stage through execution up to GA release, with the highest quality for the company`s products.

Collaborate with peer engineering teams, and program/product management to ensure that product requirements, goals and objectives are met or exceeded.

Lead and implement analysis, debugging tracking flows with accordance to QA and SW methodologies.

Review the teams test-plans for the product coverage and strive for full automation.

Report bugs found during execution, assist with reproduction and debugs to understand root cause, verify bug fixes provided by R&D team.

Mentor and guide the professional and technical development of the team members.

Review and identify improvement opportunities in established processes, infrastructure, and practices to ensure the teams are performing in the most efficient way.

We are looking for a performance modeling architect to join the team and shape, optimize, and explore our future networking chips and solutions. The role is cross-disciplinary, collaborating with hardware, software, and research our teams across the wider. You will lead workgroups towards technical solutions that will influence the heart of cutting-edge networking products. You will solve complex problems, develop innovative solutions and be instrumental in determining the architecture of our next generation of networking solutions.



What you'll be doing:

Thoroughly understand our networking solutions across all performance related aspects.

Develop a C++ simulation model to define and evaluate architectural options for our next generation of networking products.

Understand different trade-offs related to solving performance bottlenecks.

Collaborate and lead technical solutions within architecture, research, hardware, and software teams.

Analyze and model the communication patterns of key DL, GAI, inference, and training applications.

Explore innovative ideas to improve and optimize our chip systems performance.