לוח משרות דרושים מהנדס חשמל משרה מלאה

We are looking for an experienced Product Manager to lead our SW product development efforts. In this role, you will work cross-functionally to collect inputs from the market (research, customers and internal sources) and guide R&D Software, Firmware, Post processing and DSP teams from conception to launch, ensuring alignment with our business strategy and customer needs. You will be responsible for driving innovation and managing the product lifecycle. The ideal candidate will have a strong development background, experience working in fast evolving startup environments and agility.
This is a hands-on role: youll deep dive into product technical details, focusing mainly in bound activities, work with R&D teams to prioritize, while maintaining our customers needs and meeting their requirements.
Responsibilities:
Lead the strategy, and execution of the software, firmware, post processing and DSP products, ensuring it aligns with overarching business goals.
Serve as the voice of the business, ensuring the product team delivers measurable KPI and meets market and customer demands.
Partner closely with stakeholders in R&D, and business teams to align product development with business objectives.
Collaborate & prioritize with R&D teams to deliver high-quality perception Radar-AI based products.
Partner closely with the customer management to collect inputs from customers and communicate offering to the customers.

Were looking for a talented and driven Integration Team Lead to join our System Engineering group. In this role, youll lead the integration team, working closely with system engineers, V&V, and other R&D functions to bring cutting-edge technologies into reality.
Responsibilities:
Lead and manage the integration team, including task planning, setting priorities and mentoring team members
Be the technical focal point for integration-related activities
Oversee system testing and manage the handover process from Integration to V&V
Lead system bring up activities
Responsible for troubleshooting efforts and resolving problems in a timely manner
Maintain a broad understanding of the entire system and stay up to date with the latest version
Lead by example, motivate, empower and develop team members to reach their full potential
Establish strong working relationships with System Engineering and V&V teams to ensure high-quality delivery
Collaborate closely with multiple cross-functional teams across the organization

we are seeking a motivated and detail-driven Safety Compliance Practical Engineer to support our compliance with ISO 26262 standards across the entire R&D lifecycle. Working under the supervision of the Senior Safety Compliance Engineer, this role plays a critical part in guiding development teams, ensuring traceability, and aligning safety work products with functional safety (FuSA) requirements. This is a hands-on position suited for individuals who are technically curious, process-oriented, and ready to grow into a functional safety role through practical experience and close mentorship.
Responsibilities:
Support the implementation of ISO 26262 activities across all development phases from concept through validation ensuring consistent compliance.
Guide R&D teams in preparing and structuring ISO 26262-compliant documentation.
Create and maintain safety-related work products, reports, and checklists.
Ensure traceability between safety requirements and development artifacts using Polarion.
Provide compliance-oriented input during design reviews to ensure safety alignment.
Identify gaps and risks related to safety documentation and traceability.
Maintain close, end-to-end interaction with all relevant teams to embed safety considerations throughout the development lifecycle.
Participate in interactions with external certification bodies as needed.
Progressively take ownership of safety tasks with increasing autonomy under supervision.

Were looking for a talented Lab Manager to join our R&D System group.
Responsibilities:
Build setups and maintain those including RF and digital
Participate and support with any lab work of performing measurements, recording, etc
Understand the development team's needs and enable specific lab setups, measurements, etc
Equipment calibration and support
Responsibility for the SW images of the labs PC and chambers
Enable and maintain remote workstations
Work with IT and DevOps to enable fluent and secured work in the labs
Manage the labs and the chambers calendar, ESD, ISO, equipment, etc
Responsible for lab equipment including ordering of small equipment and measurements equipment

We are looking for a Product & Test ATE Engineer.
The Chip Test Engineer plays a crucial role in designing, developing, and implementing automated test for IC chips and systems for Automotive industry. The Test Engineer is responsible to define and develop tests, design test features, program test scripts, and analyze test results to ensure the quality and functionality of products. The Test Engineer collaborates with cross-functional teams to troubleshoot issues, improve test processes, and support product development efforts.
Responsibilities:
Develop and implement test strategies, plans, and procedures for ATE systems to ensure comprehensive testing of ICs.
Design and develop test features, test programs, and test scripts for automated test environment (ATE) based on product specifications and requirements.
Collaborate with design engineers, product manager, production vendors and manufacturing teams to understand product functionality, performance requirements, and testability considerations.
Conduct feasibility studies and risk assessments to identify potential challenges and develop mitigation strategies for test development and implementation.
Develop test program based on code languages C++ , Java and Python.
Debug, troubleshoot, and resolve issues with ATE hardware, software, and test scripts to ensure reliable and accurate test results.
Analyze test data and results to identify trends, anomalies, and potential defects, and provide feedback to design and development teams for product improvement.
Develop and maintain documentation for test procedures, specifications, and configurations.
Collaborate with vendors and suppliers to evaluate and select ATE equipment, components, and software tools that meet project requirements and performance standards.
Stay abreast of industry trends, advancements in test technologies, and best practices in automated testing to drive continuous improvement in test processes and methodologies.

In this role, you will be part of a team developing Application-Specific Integrated Circuit (ASIC) used to accelerate networking in data centers. You will have responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators. You will be responsible for performance analysis for a networking stack using the knowledge of Remote Direct Memory Access (RDMA) based transports.

Responsibilities
Participate in evaluation of future ASIC designs and general architecture for executing Googles data center networking roadmap, off-the-shelf components, vendor co-developments, custom designs, and chiplets.
Collaborate in developing new layer protocols for data center networking.
Understand how everything interacts with software and other ASIC subsystems to implement groundbreaking data center networks.
Define performance hardware/software interfaces. Write micro-architecture and design specifications.
Define efficient micro-architecture and block partitioning/interfaces and flows.

In this role, you will work with system teams and the CPU Architecture team to develop an understanding of the CPU, SoC, performance metrics, benchmarks/measuring tools, and available optimization knobs. You will define methods and technologies to model CPU performance at different accuracy levels by supporting architectural explorations and decision-making. In addition, you will correlate performance projections with measured post-silicon data.

Responsibilities
Design, develop, test, deploy, maintain, and improve CPU software modeling and other software tools.
Manage individual project priorities, deadlines, and deliverables.
Collaborate with hardware and software CPU architecture teams, SOC performance modeling team, and other Google Software teams.

We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Clouds Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.

Responsibilities
Define the SoC/block level design document such as interface protocol, block diagram, transaction flow, pipeline, etc.
Perform Register-Transfer Level (RTL) development (e.g., coding and debug in Verilog, System Verilog), function/performance simulation debug and Lint/Cyber Defense Center/Formal Verification/Unified Power Format checks.
Participate in synthesis, timing/power closure, and Application-specific integrated circuit (ASIC) silicon bring-up.
Participate in test plan and coverage analysis of the block and SOC-level verification.
Communicate and work with multi-disciplined and multi-site teams.

we are looking for a Senior Silicon DFT Lead, Google Cloud
Responsibilities
Lead and execute DFT activities in the design, implementation, and verification solutions for Application-Specific Integrated Circuits (ASIC).
Develop DFT strategy and architecture, including hierarchical DFT, Memory Built-In Self Test (MBIST), and Automatic Test Pattern Generation (ATPG).
Work with other Engineering teams (e.g., Design, Verification, Physical Design) to ensure that DFT requirements are met and mutual dependencies are managed.
Manage a DFT team planning, deliverables, and provide technical mentoring and guidance.
Lead DFT execution of a silicon project, planning, execution, tracking, quality, and signoff.

we are looking for a Hardware Emulation Engineer, Google Cloud
Responsibilities
Help to maintain and upgrade emulation infrastructure and act as a primary interface to emulation vendors.
Explore emulation methodologies, gather feedback from the team, and implement emulation workflows and methodologies.
Create tooling and automation to support emulation Electronic Design Automation (EDA) tools, licensing, and job management in infrastructure.
Support emulation team members in debugging hardware, tooling, and project specific issues.
Help bring up external interfaces (e.g., USB, Peripheral Component Interconnect Express (PCIe), Ethernet, etc.) on the emulation platforms, and create test cases for tool issues encountered in the emulation compile and runtime flows.

we are looking for a Junior SoC IP Design Engineer, Google Cloud
Responsibilities
Define the SoC/Block level design document such as interface protocol, block diagram, transaction flow, pipeline etc.
Perform RTL development (coding and debug in Verilog, SystemVerilog), function/performance simulation debug and Lint/CDC/FV/UPF checks.
Participate in synthesis, timing/power closure and ASIC silicon bring-up.
Participate in test plan and coverage analysis of the block and SOC-level verification.
Communicate and work with multi-disciplined and multi-site teams.

As a Technical Program Manager for Silicon Development, you will use your technical and management experience to lead the development and execution of complex, multidisciplinary SoC projects. You will plan programs and manage their execution from early concepts through development to tape-out and production. You will collaborate closely with architecture, design, verification, physical implementation and manufacturing teams throughout the SoC execution life cycle. This includes making technical decisions for the chip designs and methodology, driving project schedules, identifying risks and communicating them to all stakeholders, and managing partner teams.

Responsibilities
Plan, coordinate, and deliver custom silicon products.
Assess complexity and scope out the project, generate task lists, build a project timeline and work with the teams to make it into reality.
Lead the data-driven schedules and milestones, track the progress, proactively identify potential future issues, and identify mitigations with the team leaders.
Drive technical, budgetary, and schedule trade-off discussions with cross-functional teams.
Manage project execution and issues through design, development, test, manufacturing, deployment and sustaining activities for silicon and hardware products.

we are looking for a Design Integration Engineer, Google Cloud, Networking
Responsibilities
Define and implement solutions for design, integration and verification problems using in-house and external technical solutions or tools. Ensure chip quality by implementing best practices and implementing quality control measures.
Participate in project development and convergence with the highest quality, and manage issues as they arise through design and implementation.
Connect between RTL design, physical design, Design for Test (DFT), external IPs and SoC while maintaining project priorities.
Maintain project infrastructure and stability.

We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Clouds Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
Responsibilities
Develop DFT strategy and architecture (e.g., Memory Built-In Self Test (MBIST), Automatic Test Pattern Generation (ATPG), hierarchical DFT).
Complete all Test Design Rule Checks (TDRC) and design changes to fix TDRC violations to achieve high-test quality.
Insert DFT logic, boundary scan, scan chains, DFT Compression, Logic Built-In Self Test, Test Access Point (TAP) controller, clock control block, and other DFT IP blocks.
Insert and hook up MBIST logic including test collar around memories, MBIST controllers, eFuse logic, and connect to core and TAP interfaces.
Document DFT architecture, test sequences, and boot-up sequences associated with test pins.

Required Motion Control Engineer
This is a hands-on role within our Robotics R&D Group. The Motion Control Engineer will be responsible for the development and maintenance of control systems for our robotic fleet. The control team is an integral part of a multidisciplinary group that collaborates on the design of robots for our fulfillment centers. The environment is fast-paced and requires investigating issues and faults from real-world sites and designing innovative solutions to complex, multi-domain problems.
What you'll do:
Control System Development:
Deliver reliable, operational control systems for robotic operation
Implement control algorithms across platforms such as PLCs (CODESYS) and embedded systems (STM32 MCU running FreeRTOS)
Handle both low-level embedded and high-level control systems
Problem Solving & Debugging:
Analyze and resolve complex control challenges
Conduct remote debugging and issue resolution
Diagnose and resolve system-level issues using a mix of analytical and hands-on approaches.
Continuously improve control performance through tuning, profiling, and iterative refinement in lab and live environments.
Cross-functional Collaboration:
Work closely with mechanical, electrical, embedded, software, and testing engineers
Collaborate on designing integrated robotic control architectures.