לוח משרות דרושים מהנדס מחשבים משרה מלאה, לחיפוש זה נמצאו 214 משרות

We are seeking a highly motivated High-Performance System Architect to join our team of experts and help shape the future of high-performance and ML / AI computing. Our next-generation NVL systems will be at the forefront of connecting and powering the world's most advanced compute clusters, which would be used to train the most advanced AI models such as GPT and DeepSeek. As a high-performance system architect, you will have the opportunity to work on some of the most cutting-edge technology and help to drive the innovation of our next generation networks that will be used by top researchers and engineers around the world.

What youll be doing:

Define the NVL system architecture end-to-end, by internal requirements and customers requirements through all product life cycles (post/pre silicon, on deployments).

Research various of solutions to enable the next large-scale-high-performance computing clusters. The position spans over various layers from algorithms, software, firmware, and HW.

Collaborate with cross-functional teams, including other architecture teams, logic design, system software, firmware, and research teams, to ensure the successful execution of the project.

In this role, you will be responsible for developing and optimizing the network simulation service. You will enhance the simulator performance and quality and scale it to support massive loads, additional clients and unique use cases. You will work on integrating this infrastructure with cloud computation services and ensure the simulation is available as a service for AI agents and internal customers. If you're passionate about tackling intricate challenges and contributing to comprehensive software solutions, we want to hear from you.

 
What you'll be doing:

Design and develop simulation capabilities, integrating internal and external libraries and maintaining a clean, scalable architecture for a complex SW project.

Expand the simulation versatility to accommodate advanced use cases and bleeding-edge requirements. Provide innovative solutions to scalability and fidelity trade offs of the simulator.

Improve the quality of the simulation as a software product, ensuring robustness and reliability.

Expose the simulation as a service to facilitate easier access for different stakeholders.

Enhance simulation runtime and memory consumption through creative optimization techniques.

Integrate a new simulation management system, making simulated experiments data accessible to all users.

Collaborate with DevOps engineers to develop our CI/CD infrastructure for the networking simulation service, ensuring efficient deployment and smooth integration processes.

We are looking for a best-in-class Chip Design - HW Emulation Senior Engineer to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a significant part in emulating our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a huge impact in a technology-focused company. Join our world-class emulation team in Israel. Our focused team takes Switches/NICs/SoCs designs and program the emulators to behave like our silicon. Are you ready to take on interesting problems and craft solutions? Come check out our team.

What you will be doing:

The main responsibility is emulation and prototyping of complex chip designs. This includes defining the methodology and crafting the infrastructure needed to quickly take large chips into hardware emulation platforms.

The job also requires close collaboration with design, verification, and software engineers to enable embedded software and application software development.

Connecting emulator/FPGA based solutions to real external H/W or virtual targets, taking care of complex testbench and different protocols.

This is a role for a versatile engineer that includes RTL design, verification, FPGA partitioning and implementation, scripting, and lab-based bring up of the design.

We are looking for a dedicated SoC Clocks Design Automation Engineer to join our Networking Silicon team. In this role, youll focus on developing and supporting clock-related design flows and methodologies for SoC and networking chips, ensuring efficient and high-quality design implementation. Youll also chip in to SoC top-level automation and integration activities, building on existing flow infrastructure to improve efficiency and consistency across projects. Introduction

What you'll be doing:

Develop and maintain design automation and methodologies for SoC and networking clock flows.

Collaborate with design, STA, and project teams to ensure timely and high-quality design closure.

Develop and improve SoC top-level automation scripts and flows built upon existing infrastructure and tools.

Support SoC integration and construction flow activities across multiple projects.

Assist in timing, power, and noise analysis to ensure efficient performance.

The complexity of the chip has greatly increased over the years. We are now packing tens of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environment. The NVIDIA System-On-Chip (SOC) group is looking for a top physical design engineer with a curiosity about SOC design optimization, physical integration, chip build and assembly and verification. You should have real passion for methodologies and clock distribution solutions that enable SOC creation in the most optimized way. In this position, you will get the opportunity to build complex networking chips and directly contact unit-level owners, Physical Design, CAD, Package Design, Software, DFT and other teams.

What you'll be doing:

Designing and implementing SOC level clock requirements.

Daily work involves aspects of chip level design, including partitioning, CDC, trial synthesis, design quality checks.

Be exposed and work on a variety of functional and structural challenges. Including functional debug, physical design readiness, resolve design quality issues.

We are now looking for a best-in-class Chip Design Verification Engineer to join our outstanding GPU-Networking Silicon Engineering team. As a DV Engineer GPU-Networking group, you'll make a real impact in a dynamic, technology-focused company while being a part of the team that develops the flagship product of todays semiconductor industry - our GPU Super-Chip.

What youll be doing:

Work in a DV (Design Verification) team that has a global responsibility over deliverable units and clusters to the silicon GPU.

Integrations and Full-Chip models.

Verification of chip blocks/entities according to specifications under challenging constraints.

Your daily work will involve all aspects of Design Verification : Planning, Coding, Coverage and Integration.

What youll be doing:
Design and implement solutions throughout all layers from high level application, OS and driver subsystem to firmware.
Work on impactful projects involving state-of-the-art high-performance computing hardware and software.
Provide insight and technical guidance and collaborate with peers from across the company - including software architecture, chip architecture, and engineering departments to improve our future technology.
Collaborate with our partners and customers.

We are looking for a passionate and experienced software developer to join our Chip Design Technologies group, helping to build the software infrastructure and tools that shape the future of Chip Design and Verification. This role works at the intersection of infrastructure engineering, tooling, and database ownership. Youll be responsible for the backbone systems that enable the development of our industry-leading networking chips - the highway for the AI revolution.

We're looking for a senior hands-on engineer who combines deep expertise in Python automation and CI/CD data flows with a passion for large-scale compute environments. If youre excited about optimizing critical systems, owning the health of compute farms, and driving reliability across cross-functional teams, youll feel right at home here.

What youll be doing:

Partner with Chip Design teams to solve engineering bottlenecks: Collaborate closely with Design, Verification, and Methodology teams to identify workflow pain points and deliver infrastructure solutions that directly improve chip design productivity and quality.

Build automation infrastructure: Design, build, and maintain robust Python-based automation infrastructure that orchestrates chip design flows, monitoring, and infrastructure tooling.

Drive the compute infrastructure scalability, integrity and performance

Own the platform health: Take ownership of the day-to-day health, capacity, and reliability of our compute farm and storage systems. This includes leading incident response, triage, and implementing long-term fixes to ensure high availability.

We seek an AIR SaaS Platform Verification Manager to join our Air - the Data Center Digital Twin. As a AIR SaaS Platform Verification Manager, you will have to work closely with our development and architecture teams responsible for our Air and gain a deep understanding of our products and technologies. and gain a deep understanding of our products and technologies.


What youll be doing:
Leading and managing the verification team responsible for AIR SaaS Platform, ensuring high quality delivery of both the backend and the frontend, working closely with diverse cross-functional teams to effectively implement, improve and automate verification strategies for cloud and on-prem deployments.
Work with the DevOps to integrate the verification pipeline into the CI/CD and use your expertise in Python and frontend testing to identify the most effective verification methodologies and tools, suggest reporting process improvement.
Analyze customer-reported issues, identify test gaps, and ensure robust regression coverage.
Foster a culture of innovation, quality, ownership, and accountability.
Support team members with career development plans and achievable growth goals.
Drive improvements for performance, quality, stability around SW acceleration solutions.
Stay up to date with industry standard methodologies, new technologies, and emerging trends in software verification.

We are looking for a talented and experienced Firmware Architect to join our Network Adapter Firmware team in Yokneam.

As part of our technical leadership team, you will define the firmware architecture for next-generation networking devices and drive design of innovative technologies powering the world biggest AI Platforms, cloud computing, HPC, storage, and automotive platforms.

The Network Firmware team develops cutting-edge firmware that enables the world's largest cloud providers and enterprises to deliver high-performance, reliable, and secure networking solutions. Working alongside exceptional engineers across the globe, you'll thrive in a dynamic, collaborative, and fast-paced environment while solving some of the industry's most challenging technical problems.

What you'll be doing:
Collaborate closely with Hardware, Software, and System Architecture teams to define end-to-end solutions.
Define the firmware architecture for new products and features at the core of our NIC firmware.
Lead the design and implementation of strategic technologies, including functional safety, security, and next-generation networking capabilities.
Mentor and technically guide R&D engineers throughout architecture, design, and implementation.
Drive technical direction across multiple teams while ensuring scalable, maintainable, and high-quality firmware architecture.

We are looking for a talented Experienced Firmware Engineer to join our Network adapter Firmware team. The Firmware team develops cutting edge networking features for cloud, HPC and storage. We drive the data growth of the worlds biggest companies. With talented engineers around the globe, the work environment is dynamic, meaningful and fast paced.

What you will be doing:

Work closely with the architecture and different software design teams.

Implement new features in the core of our NIC firmware.

Implement verifiers for advanced features in our advanced random Firmware testing environment.

Gain a deep understanding of system debug, networking technology and stacks, as well as the HW/FW/SW relationship.

You will learn how a big software project is operated, maintained, qualified and released, and how Hardware and Firmware are developed.

We are seeking a Director of Software Architecture to lead and accelerate the evolution of next-generation AI data center and networking technologies. This role is designed for a hands-on, execution-driven leader who pushes boundaries, translates vision into reality, and delivers high-impact solutions at scale. You will operate at the intersection of innovation, architecture, and delivery-shaping the future of AI networking and infrastructure.

What you will be doing:
Drive identification, evaluation, and rapid adoption of emerging technologies, ensuring strong alignment with strategic roadmap and measurable business outcomes.
Lead the design and delivery of advanced networking applications, leveraging data plane programming and modern networking protocols to solve complex, large-scale challenges.
Architect solutions across AI data center environments, integrating GPU-based systems, hardware acceleration, and high-performance networking.
Act as a thought leader and industry influencer-engaging directly with customers, publishing technical content, and representing us at key conferences and forums.
Define and execute a bold architectural vision for our networking in close collaboration with cross-functional software and hardware leaders.

We are looking for a Chip Design Verification Engineer to develop the next generation of DFT technologies.

As a Chip Design Verification Engineer in the DFT team at NVIDIA, you will verify the design and implementation of our DFT technologies in various projects. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting Switches, Nic and SoC product lines. We are working closely with a wide range of aspects - chip design, backend, verification and production testing. We are working on the most advanced technologies and complex products. Our DFT solutions are unique, innovative, and we are continuously looking for new and creative solutions to meet the challenging goals.

What you'll be doing:

In this position, you will be responsible for verification of the DFT design, architecture and micro-architecture using sophisticated verification methodologies.

As a member of our DFT verification team, you'll understand the design & implementation, define the verification scope, develop the verification infrastructure (Testbenches, BFMs, Checkers, Monitors), execute test/coverage plans, and verify the correctness of the design.

Collaborate with architects, designers, emulation, production testing and silicon verification teams to accomplish your tasks.

As a Network RDMA Algorithms Architect, you'll contribute to our creative and cooperative setting, focusing on the ConnectX network adapter, SPC-X end to end solution and more exciting technologies.

What you'll be doing:

Conduct research and analysis on networking solution and end to end algorithms.

Work with a creative and experienced team to outline the next generation of our RDMA load balance and congestion control algorithms.

Work on simulation environment and on real HW systems

Engage with other research teams to develop Proof of Concepts using our technology.