לוח משרות דרושים מהנדס אלקטרוניקה

Technical Project Manager (5865) We are seeking an experienced Technical Project Manager to lead the development and delivery of complex multidisciplinary Electronic Warfare (EW) projects from concept to deployment.

Our Automated Driving group in Haifa is looking for an experienced SoC Design Engineer for DFT team.
This is an exciting opportunity to join a team of highly talented engineers, working on one of the most cutting edge technologies - Autonomous Vehicle (AV) SoC.
At our Automated Driving group, we know that the idea of a fully autonomous car is no longer science fiction, but a reality that we are creating!
We have spent more than 15 years developing the world's most Advanced Driver Assistance Systems (ADAS) and we are now leading the computer vision and machine learning domain, reaching fully automated driving experience (AV).
What will your job look like:
You'll be responsible of architecture of the DFT solutions across the SOC (MBIST, SCAN, ATPG, LBIST and more)
Develop all the necessary HW / FW / SW for the different modules
Verify and Validate our design
Debug and analyze coverage and yield loss
As a cutting edge technology company, we are working only with the very advanced DFT tools and features, while developing our own methods and DFT concepts as it required by the Automotive and Safety related products market (ISO26262).

we are expanding our reach and impact.
Be part of a dynamic and motivated multi-national Physical Design team, taking part in developing a state-of-the-art Satellite SoC through the full life cycle: design to production. The chips include complex digital and analog modules. Some of the products are part of the next generation radiation hardened satellite modems. You will have access to best-in-class EDA design tools and will be working in leading edge process technologies.
Responsibilities:
Physical implementation of complex SoC, VLSI devices and Test Chips, integrating custom designs and 3rd party IP (Hard, Soft, IO, CPUs, DSPs, etc)
Full block level timing closure and manufacturing checks signoff including power planning and analysis
Working alongside the Logic Design RTL team to develop timing constraints for implementation at block and chip level
Insertion of DFT test structures and chip level integration, capture and simulation
Jointly with management, build your career development and growth opportunities.

We are looking for a Systems Engineer.
As a part of the team, the responsibility is to get a product designed from stakeholder requirements, setting requirements for all companys disciplines System architecture, HW, SW, RF, antennas, analog, DSP & mechanics.
Create and own system requirements and specification documents
Leading system integration plans and carry out integration activities
Carry out system reviews (SDR, PDR, CDR), risks mitigation plans and design tradeoffs
Defining system architecture, interfaces, functionality and features
Simulating performance and various system functionalities

Required Experienced DFT Engineer
The EyeC VLSI team designs cutting-edge chips for RADAR systems used in ADAS and autonomous vehicles and is looking for an experienced DFT Engineer.
This is a unique opportunity to join a team of top-tier engineers working with the most advanced technologies to develop Autonomous Vehicle (AV) SoCs. Every engineer in our team plays a broad and diverse role, taking on significant responsibilities, being involved in critical development stages, and making a direct impact on the success of our projects.
What will your job look like:
You'll be responsible for the architecture of DFT solutions across the SOC (MBIST, SCAN, ATPG, LBIST and more)
Develop all the necessary RTL for the different modules
Verify and Validate your design in GLS
Develop ATPG patterns to the highest requirements of Functional Safety (ISO26262).
Debug and analyze coverage and yield loss
Support production activities and Si debug.

Were looking for a Backend Engineer to join the growing Physical Design Team, responsible for state of the art SoC design from definition to Tape-Out.
What will your job look like:
Hands-on physical design block owner from RTL to GDS.
Floorplan exploration with guidance and collaboration with front-end and architecture teams.
STA: work with FE and floor planner to manage block and top level constraints and 1st level of timing analysis.
Synthesis exploration and final synthesis netlist: Scan insertion @ synthesis, clean checks from Lint, UPF & Spyglass.
Place & Route: from Synthesis netlist to final layout and signoff verification with target to achieve best power performance and area.

Power the Future with us! a global leader in high-performance smart energy technology, with over 3000 employees, offices in 33 countries, and millions of products installed in over 133 countries. Our diverse product offering comprises intelligent solar inverters, battery Storage, backup systems, EV charging, and complete home energy management ecosystems. By leveraging world-class engineering capabilities and with a relentless focus on innovation, we strive to create a world where clean, green energy from the sun is the primary source of power for our homes, businesses, and just about everywhere we thrive. We are looking for an experienced Analog Design Group Manager to lead and grow our analog design team. The ideal candidate will have deep expertise in complex analog circuit design, including ADCs, acquisition systems, and power management, as well as proven leadership in managing design teams and delivering successful silicon tape-outs. What will you be doing: Lead and mentor a team of analog design engineers in the development of complex mixed-signal and analog ICs.
* Drive architecture, specification, and implementation of analog blocks such as ADCs, acquisition systems, and power circuits.
* Oversee the full design cycle from concept through to tape-out, ensuring high-quality results (including DRC/LVS sign-off).
* Collaborate closely with digital design, verification, layout, and system engineering teams.
* Define methodologies, best practices, and quality standards for analog design within the group.
* Provide technical guidance, training, and career development for team members.