לוח משרות דרושים, לחיפוש זה נמצאו 500 משרות

Nuvoton Israel is a leading supplier of custom SoC and security hardware solutions for the computing and server markets. As a well-established and independent design center, we collaborate closely with top-tier customers such as HP, Dell, Qualcomm, Microsoft, and Google to develop advanced solutions that secure, control, and manage our customers platforms. We are seeking a talented and experienced Chip Architect to join our team. The ideal candidate is a self-motivated, fast learner with a strong background in hardware and system architecture. This role requires a technology leader capable of driving multidisciplinary programs and working closely with customers and internal teams across the entire product lifecycle. Responsibilities:
* Translate customer and marketing requirements into detailed SoC architectural specifications
* Provide functional specifications for chip hardware design and embedded software development
* Lead architectural decisions and serve as a technical authority across cross-functional teams
* Collaborate with customers and marketing to refine product requirements and align on technical solutions
* Support design, implementation, and verification processes throughout development
* Participate in system debugging, root-cause analysis, and issue resolution
* Support post-silicon bring-up, system integration, and software enablement

Required SoC Input Output Architect, Silicon, Cloud
Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Tel Aviv, Israel; Haifa, Israel.
About the job
In this role, youll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers our most demanding AI/ML applications. Youll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
Our Silicon team is driving the future of cloud data center computing. As a System on Chip Input Output (SoC IO) Architect, you will help define a new generation of our products. You will have pivotal responsibilities and serve as the organization Mobile Industry Processor Interface (MIPI) focal point.
Responsibilities
Evaluate different silicon solutions for executing Mobile Industry Processor Interface and other input/output peripheries, off-the-shelf components, vendor co-developments, and custom designs.
Drive vendor execution in various engagements, standard component, build to specification, and co-developments.
Collaborate with software, design, verification, physical design, packaging, and silicon validation stakeholders to ensure that designs are complete, correct, and performant.
Create high performance hardware/software interfaces.
Collaborate in developing a new SoC.

we are looking for a Senior HW architect.
What will you be doing?
Lead research, evaluation, and architectural definition of next-generation chips - from requirements through production.
Define next-generation Packet Processor / Datapath / Congestion Management architectures for high-performance, complex SoC Ethernet Switches.
Design the system architecture and detailed micro-architecture definition across major functional blocks.
Collaborate closely with design, verification, and modeling teams to ensure architectural intent is fully realized.
Work cross-functionally with other architecture teams to shape cohesive system solutions.
Explore and evaluate new technologies and innovative approaches for future products.

Performance Architect
What You'll Do:
Join our Silicon One architecture team, the core of silicon development. Our architects manage all aspects of system chip development and provide specifications to various development teams. In this role you will:
Define the features and specifications of future devices.
Utilize a data-driven approach to model and analyze networks of tomorrow, providing optimal solutions for our customers.
Model, analyze, and present simulation results for cutting-edge networking solutions across various use cases.
Apply strong networking research skills and a robust theoretical background to your work.
Who You'll Work With
You will be part of our Silicon One architecture team, which is central to our ASIC group.
Our team, which operates with a startup mentality within a stable and leading corporation, drives the development of next-generation networking devices.
Our design center is unique, hosting all silicon hardware and software development disciplines at one site. We are revolutionizing the industry by building a new internet for AI networks and the 5G era, with a unified, programmable silicon architecture that will underpin all of our future routing and switching products.
Our devices are engineered to be adaptable across service providers and web-scale markets, designed for both fixed and modular platforms. They deliver high speed without sacrificing programmability, buffering, power efficiency, scale, or feature flexibility. We are set to be a transformative technology for decades to come.

Required Machine Learning Hardware Architect, Hardware, Software Co-Design, Cloud
Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Tel Aviv, Israel; Haifa, Israel.
About the job
In this role, youll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers our most demanding AI/ML applications. Youll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
As a Machine Learning Hardware Architect within the Co-design team, you will serve as a technical lead bridging model architecture innovation and next-generation hardware design. Operating at the highest levels of AI research and engineering, you will define the goal and architectural roadmap for our future machine learning serving and training capabilities. You will guide the integration of ML research such as massive-scale foundation models with advanced silicon architectures to create industry-leading, high-performance, and power-efficient accelerators.
Responsibilities
Define and drive the technical roadmap and architecture for the hardware/software stack to ensure exceptional performance for ML models. Act as the technical liaison across research, software, and hardware teams, steering model architecture innovation to maximize scaling, quality, and hardware efficiency.
Architect next-generation configurable simulation frameworks and performance models, setting the organizational standard for evaluating complex microarchitectural decisions. Drive high-stakes choices regarding Power, Performance, Area (PPA) and buildability for future chip and system architectures, expertly balancing long-term technological trends with strict product delivery timelines.
Guide system-level performance analysis across highly distributed ML systems, innovating new methodologies to optimize and balance compute, memory bandwidth, and inter-chip network requirements. Their leadership will directly shape the future of high-performance AI infrastructure and hardware-software co-design.
Manage cross-functional partnerships across hardware, compiler development and ML teams.

we are looking for a HW Architect team leader.
As HW Architect Team Leader, you will combine deep technical leadership with people leadership. You will shape next-generation networking silicon while building and mentoring a strong architecture team.
What Youll Be Doing:
Lead, manage, and mentor a team of HW architects, fostering technical excellence and innovation.
Drive research, evaluation, and architectural definition of next-generation SoCs - from product requirements through production.
Define next-generation Packet Processor / Datapath / Congestion Management architectures for high-performance, complex SoC Ethernet and NIC switches.
Lead system architecture and detailed micro-architecture definition across major functional blocks.
Collaborate cross-functionally with design, verification, modeling, software, and other architecture teams to ensure end-to-end system alignment.
Identify and evaluate new technologies, methodologies, and architectural approaches for future products.
Provide technical direction, make key architectural trade-offs, and ensure execution excellence

you will define system and IP architectures, develop architectural models, and author technical specifications for a variety of high-performance, high-quality, low-power, world-class products.

You will

Define and drive architectures across multiple domains, spanning chip-level components, subsystems, and system-level workflows.

Translate product requirements into architectural specifications, features, and hardware/software execution models for implementation teams.

Lead cross-functional technical decisions, balancing functionality, performance, scalability, power, and implementation trade-offs.

We are the world leader in automotive and driving assistance systems, developing the world's most advanced software technologies and hardware architectures.
We are providing an end-to-end software solution for development and deploying features on its HW chip - EyeQ.
The compilers team is looking for a C++ Software engineer with a passion for low level optimizations and code analysis.
What will your job look like?
Develop and extend a compiler based on the LLVM infrastructure to support and optimize our EyeQ hardware.
Implement and improve middle‑end and back‑end compiler optimizations.
Analyze generated code to improve performance and efficiency.
Perform real-world benchmark analysis to find optimization opportunities.
Collaborate with chip architects on defining and supporting future hardware generations.

we are seeking a Lead System Architect to join our system architecture team and help define the next generation of our AI-SuperNIC scale-out chip.
AI scale-out communication is a critical element in modern data centers, and emerging standards such as Ultra Ethernet aim to address this challenge. This role focuses on defining a high-performance Smart NIC architecture optimized for GPU-centric AI workloads, with emphasis on low-latency, high-bandwidth data movement.
You will work across hardware and software domains, collaborating closely with AI, platform, driver, and VLSI teams to design a competitive scale-out networking solution.
Responsibilities:
Lead the software architecture and technical roadmap for or next-generation ultra low-latency AI-SuperNIC software stack, including drivers, firmware, libfabric, and libibverbs.
Define the partitioning and interfaces between hardware, firmware, kernel drivers, user-space libraries, and AI frameworks.
Lead the design and implementation of high-performance networking, RDMA, and GPU-direct communication capabilities.
Drive software support for emerging technologies and standards such as UEC, UALink, MRC and RoCEv2 ecosystems.
Work closely with hardware, system architecture, and VLSI teams to optimize performance, scalability, and feature delivery.
Define performance goals and lead profiling, benchmarking, and optimization efforts for GenAI and distributed AI workloads.
Collaborate with customers, partners, and open-source communities to ensure ecosystem compatibility and adoption.
Mentor software engineers and provide technical leadership across firmware, driver, and networking software development

We're looking for an exceptional senior Chip Design Engineer to join our Nitro team and help shape what comes next. You'll work alongside a world-class, fast-moving engineering team, take full ownership of critical IP blocks, and see your work deployed at a scale no other platform can match- powering hundreds of thousands of businesses across 190 countries.

If you want to build silicon that leads the cloud world, this is where it happens.

As a Senior Chip Design Engineer on the Nitro team, you will take full end-to-end ownership of one or more critical IP blocks within the product, guiding them from micro-architecture definition through RTL design, debug, synthesis, timing closure, and final sign-off before tape-out. Your work will ship in silicon that powers AWS at global scale.
You'll partner closely with the Verification and Emulation teams to shape test plans, review coverage, and close gaps early in the design cycle. Beyond your own IP, you'll collaborate across disciplines with Product Definition, Software, Physical Design, and Verification teams to deliver a fully integrated, production-ready chip.

Key job responsibilities
* Full ownership of one or more IPs within the product:
Micro-architecture definition.
RTL coding and debug.
Synthesis and timing closure.
Sign-off before tape-out.
* Supporting the Verification and Emulation teams: Test plan development, coverage review.
* Ensuring the chip meets quality and reliability standards.
* Collaborating with cross-functional teams, including Product Definition, Verification, Software, and Physical Design.

We're looking for an exceptional senior Chip Design Engineer to join our Nitro team and help shape what comes next. You'll work alongside a world-class, fast-moving engineering team, take full ownership of critical IP blocks, and see your work deployed at a scale no other platform can match- powering hundreds of thousands of businesses across 190 countries.

As a Senior Chip Design Engineer on the Nitro team, you will take full end-to-end ownership of one or more critical IP blocks within the product, guiding them from micro-architecture definition through RTL design, debug, synthesis, timing closure, and final sign-off before tape-out. Your work will ship in silicon that powers AWS at global scale.
You'll partner closely with the Verification and Emulation teams to shape test plans, review coverage, and close gaps early in the design cycle. Beyond your own IP, you'll collaborate across disciplines with Product Definition, Software, Physical Design, and Verification teams to deliver a fully integrated, production-ready chip.

Key job responsibilities
* Full ownership of one or more IPs within the product:
Micro-architecture definition.
RTL coding and debug.
Synthesis and timing closure.
Sign-off before tape-out.
* Supporting the Verification and Emulation teams: Test plan development, coverage review.
* Ensuring the chip meets quality and reliability standards.
* Collaborating with cross-functional teams, including Product Definition, Verification, Software, and Physical Design.

we are looking for a Senior CPU Core Architect.
The CPU Architect will take charge in defining a processor core that meets the requirement of high performance, high bandwidth, and scalable processing architecture. This architect will utilize his processor experience to deliver a world-class processor ASIC with many advanced features for Huawei products.

The Chief Architect at our company Actimize owns the technical vision that holds this portfolio together. The mandate is to ensure that a wide-ranging set of products remains coherent, secure, scalable, and economical to build and operate regardless of where and how it is deployed. This is a hands-on leadership role at the intersection of deep technical authority and enterprise strategy: you will set architectural direction, resolve the hardest cross-cutting trade-offs, and raise the engineering bar across the organization.

This is the most senior individual-contributor-plus-leadership technical role in the company. You will be a trusted advisor to the executive team and the final technical authority on architecture decisions that span products.
How will you make an impact?
Architectural Vision & Strategy
Define and own the multi-year target architecture across the entire product suite, balancing product autonomy with shared platform leverage.
Establish an architecture strategy so that products can be delivered on-premise, in private cloud, in public cloud, or as pure cloud SaaS.
Drive the platform and shared-services strategy (identity, data, integration, observability, deployment tooling) that reduces fragmentation across products.
Help architects translate business and product strategy into technical roadmaps; advise the executive team on build-vs-buy, modernization, and major technology bets.
Design abstractions and packaging models that let a single product run reliably across heterogeneous environments with differing scale, network, data residency, and operational constraints.
Establish reference architectures and patterns for tenancy, configuration management, release/upgrade cadence, and feature parity across on-premise and cloud-hosted deployments.
Security, Compliance & Resilience
Embed security, privacy, and regulatory compliance into the architecture by design - addressing the standards relevant to financial services (e.g., data protection, auditability, segregation, encryption, and regional data residency).
Define non-functional requirements and architectural guardrails for availability, disaster recovery, transactional integrity, performance, and observability appropriate to mission-critical financial systems.
Partner with Security, Risk, and Compliance leadership to ensure the architecture withstands audit and regulatory scrutiny across jurisdictions.
Governance & Standards
Establish and run an architecture governance function: standards, decision records, review processes, and a technology radar - proportionate enough to enable speed rather than obstruct it.
Evaluate and select core technologies, platforms, and strategic vendors; own the long-term technology stack direction.
Leadership & Influence
Lead and mentor a community of architects and senior engineers; grow architectural capability across teams.
Build consensus across product, engineering, security, operations, and commercial stakeholders, and make decisive calls when consensus isn't reachable.
Represent the company's technical vision with key customers, partners, and prospects, and in due-diligence and pre-sales conversations for strategic deals.

we are looking for a Chief Architect, SASE/SSE.
The Chief Architect, SASE/SSE is the senior technical authority responsible for shaping and driving the end‑to‑end architecture, technology vision, and innovation strategy for HPEs SASE/SSE (Security Service Edge) platforms.
This role builds from first principles to support mission‑critical, global‑scale security and networking services, continuously pushing architectural boundaries to solve complex customer problems. The Chief Architect brings deep technical judgment, systems thinking, and industry perspective to translate customer, product, and business needs into secure, scalable, and differentiated cloud-native solutions.
Operating at the intersection of engineering, product, security, and business strategy, the Chief Architect ensures architectural coherence across data plane, control plane, identity, policy, analytics, and operations-while enabling teams to innovate and execute with speed and quality.
The Chief Architect is also expected to champion an AI-first mindset across the SASE/SSE platform and engineering organization, identifying where AI and automation can meaningfully improve customer value, engineering velocity, operational efficiency, and decision-making at scale.

As Chief Architect, you will lead cross-group technical efforts, head the Architect Guild, and lead the department's AI enablement and transformation efforts. You will serve as a technical consultant and see the large picture of Optibus technology stack and its architecture. Our technology stack is built to handle significant complexity, integrating advanced AI, Data Science, and algorithmic optimization with robust infrastructure - ranging from cloud-native K8s and Serverless deployments to specialized Mobile and Embedded systems

This is not a docs and slides position, were looking for an architect who wishes and can stay hands-on and be able to dive into multidisciplinary complex issues and independently solve them. You will work closely with R&D leads and engineers to ensure engineering best practices and excellence.