דרושים » ייצור ותעשייה » O&M Director

About This Role:
As the Data Center Design Engineer, you will be the primary architect of our companys operational computing environments. You will bridge the gap between heavy infrastructure and high-performance computing by designing the "whitespace"- the critical area where our servers, storage, and network equipment live. Your work is fundamental to our companys mission of aligning the future of computing with the future of the climate; by optimizing power distribution, cooling, and equipment density, you directly enable the scalability and energy efficiency of our sustainable cloud platform.
You will join a bold, collaborative team where you will lead the planning and implementation of high-density layouts and modular infrastructure. The ideal candidate is a technical problem-solver who thrives in the intersection of mechanical, electrical, and network engineering. This is a full-time position designed for an innovative engineer who wants to build the physical foundation of an ethical and sustainable digital world.
What Youll Be Working On:
Whitespace Design & Planning: Architect comprehensive whitespace layouts, including rack placement and aisle configurations, to maximize equipment density while maintaining optimal airflow and accessibility.
Infrastructure Integration: Partner with Electrical and Mechanical teams to seamlessly integrate power delivery and cooling systems into the whitespace, ensuring robust support for high-performance cloud workloads.
Capacity & Growth Modeling: Develop sophisticated 3D models and capacity planning tools to project future utilization, ensuring our data centers remain scalable and redundant (N+1, 2N).
Connectivity Strategy: Coordinate with Network and Cloud teams to design and implement structured cabling and fiber management systems that meet rigorous performance and low-latency requirements.
Cross-Functional Leadership: Participate in design reviews and risk assessments, providing technical guidance to internal stakeholders and external contractors during construction and commissioning phases.
Compliance & Excellence: Enforce industry standards (TIA-942, ASHRAE) and local building codes to ensure every design is safe, compliant, and performs to the highest reliability standards.
Technical Documentation: Produce and maintain high-fidelity CAD/BIM drawings and schematics that serve as the definitive source for operations, maintenance, and auditing.
Continuous Innovation: Evaluate emerging modular technologies and design methodologies to relentlessly improve energy efficiency and site performance.

We are seeking a highly driven, hands-on Production Engineering Leader to join our Operations & Manufacturing team. In this role, you will serve as the primary operational link to our Contract Manufacturers (CMs), drive the end-to-end NPI handoff process into steady-state production, manage legacy product lines, and streamline the production-side RMA pipeline.

If you thrive in a high-growth, fast-paced hardware environment, love diagnosing complex manufacturing challenges, and are passionate about continuous improvement, this is the role for you.

Key Responsibilities

Contract Manufacturer (CM) Management & Line Ownership

CM Operations & Execution: Drive day-to-day operational and technical alignment with external CMs to ensure high build execution, product yield, and strict adherence to quality and schedule targets.
Manufacturing Bottlenecks: Identify and resolve yield drops, component shortages/substitutions, or assembly issues directly with vendor engineering teams.
ECO/ECN Release: Oversee engineering change implementation across active production runs at the CM, maintaining clear configuration control.
NPI Composition Handoff & Legacy Product Support

NPI to Production Handoff: Lead the operational composition and transfer of new product introductions (NPI) from R&D into scalable volume manufacturing at the CM level.
Legacy Product Management: Maintain operational health, sustaining engineering, and end-of-life (EOL) management for legacy product lines to ensure ongoing delivery stability.
Process Documentation: Define standard operating procedures (SOPs), assembly routing, build packages, and work instructions for incoming product variants.
Production RMA Process

RMA Pipeline Management: Take ownership of the production side of the Return Merchandise Authorization (RMA) process, ensuring rapid triage, dispositioning, and turnaround times.
Feedback Loop: Feed critical quality, design, and manufacturing insights back to R&D and Quality teams to drive design-for-manufacturability (DFM) improvements.
Continuous Improvement

Yield & Efficiency Optimization: Track key operational metrics (First Pass Yield, Scrap, Cycle Time) and implement engineering fixes to minimize waste and reduce lead times.
Tooling & Fixturing: Coordinate with suppliers to design, validate, or upgrade assembly fixtures, jigs, and test setups.

Required SoC Quality and Reliability Engineer, Cloud
About the job
In this role, youll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers our most demanding AI/ML applications. Youll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
Our data centers are the most advanced in the world. In this role, you will help build the state-of-the art SoCs that power these data centers by driving quality and reliability processes from the Integrated Circuit perspective. This is an opportunity to create silicon and follow it into the field (and back!) to drive improvements for the next-generations of chips.
In this role, you will understand Integrated circuit (IC) flows, wafer processing, testing, qualification, yield, reliability, and failure analysis. You will work with various cross-functional teams to develop quality and reliability specifications, develop and deploy design guidelines, and develop and execute and test plans. Within the larger organization you will collaborate with global hardware quality and reliability teams, silicon design, validation and engineering teams.The AI and Infrastructure team is redefining whats possible. We empower customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity.
Responsibilities
Drive the strategic definition and development of Design-for-Reliability (DfR) guidelines, collaborating with cross-functional subject matter experts to integrate reliability into early design stages.
Define and lead the development of qualification hardware and test methodologies, managing internal teams and external vendors to ensure robust silicon and package verification.
Execute comprehensive silicon and package qualification programs (including HTOL, ELFR, ESD/LU, b/HAST, etc.) and conduct in-depth failure analysis to resolve quality issues.
Extract and analyze large-scale data from qualification programs, high-volume manufacturing, and field returns to identify failure mechanisms and trends for yield and reliability optimization.
Develop and implement physics-based statistical Quality and Reliability models (e.g., ELF, TDDB, NBTI) to predict device failure mechanisms and lifetime behaviors.

Required Senior DFT Lead
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
As the Design for Test (DFT) Engineer Lead, you will play a crucial role in DFT Architecture and DFT design, and support devices to production. You will be responsible for providing technical leadership in DFT, developing flows, automation, and methodology, planning DFT activities, tracking the DFT quality throughout the project life-cycle, and providing sign-off DFT to tapeout.
In this role, you will work to shape the future of an Edge-AI product, bringing high-performance intelligence to the edge. You will have an opportunity to drive distributed inference technology that powers real-time systems where latency and reliability are mission-critical.
You will be part of a team that pushes boundaries, developing autonomous solutions that define the next-generation of intelligent infrastructure and hardware for the edge. You will contribute to the innovation behind products that transform industries, leveraging your expertise in system-level integration and localized processing to deploy AI models across sophisticated hardware platforms, ensuring intelligence is embedded exactly where the action happens.
Responsibilities
Drive and execute DFT activities in the design, implementation, and verification solutions for application-specific integrated circuits (ASIC).
Develop DFT strategy and architecture, including hierarchical DFT, memory built-in self test (MBIST), and automatic test pattern generation (ATPG).
Collaborate with other Engineering teams (e.g., Design, Verification, Physical Design) to ensure that DFT requirements are met and mutual dependencies are managed.
Oversee DFT team planning, deliverables, and provide technical mentoring and guidance.
Lead DFT execution of a silicon project, planning, execution, tracking, quality, and signoff.

We are looking for an experienced Senior System Integration Engineer to join our team.

The role involves planning and executing system integration activities across multiple subsystems, from development through production. You will work with complex systems combining software, computing, IP networks, communications, RF, navigation & control, algorithms, and computer vision.

Responsibilities
System operation and troubleshooting, planning and executing integration processes, writing integration test specifications, preparing performance validation tests, and analyzing system behavior and performance.

Required Silicon Test and DFT Engineer, Cloud
About the job
In this role, youll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers our most demanding AI/ML applications. Youll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.The AI and Infrastructure team is redefining whats possible. We empower customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity.
We're behind groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Cloud, Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Collaborate with Architecture, Design and Verification teams to develop new product bring-up, validation, characterization, and qualification strategies and manufacturing test solutions for new High Performance Computing (HPC) products in advanced process technologies.
Verify test solutions on pre-silicon models (simulation or emulation) and develop Automated Test Equipment (ATE) test modules and binning flows.
Develop and validate test programs on Automated Test Equipment (ATE) platforms for new product integration (NPI) in preparation for high-volume manufacturing (HVM), working with ATE vendors and internal cross-functional teams.
Manage product sustainment support, including analyzing volume data, improving test time and yield, assessing test escapees and return merchandise authorizations (RMAs), localizing failures, implementing containment measures, and partnering with design, manufacturing, and quality and reliability teams to identify root causes and implement corrective actions.
Build tools, flows and methodologies to continuously improve and automate the testing life-cycle.

We are looking for some exceptional talent to join our R&D team as a System Engineer.
Your Day to Day:
Translation of Product Requirements to System Requirements
Definition of detailed requirements for sub-systems in a variety of domains (SW, Algo, HW, Electro-optics, Image sensor, Lasers, FW, mechanics, thermal)
Hands-on work with all groups in R&D, Product, PM, Quality, and Operations to ensure compliance with all system requirements
Plan and design system integration test scenarios and V&V process
Research and analysis of system limitations for coming up with the best-performing product
Lead risk management and DFMEA processes

Required Design Vision Lead, Edge AI, Cloud
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next-generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next-generation platforms, we make product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
Responsibilities
Demonstrate technical involvement throughout the entire Intellectual Property (IP) development cycle, ensuring seamless integration into System-on-Chip (SoC).
Perform RTL development (e.g., coding and debug in SystemVerilog), function/performance simulation debug, and Lint/CDC/FV/UPF checks.
Collaborate closely with software, verification, emulation, physical design, packaging, and silicon validation stakeholders to ensure that designs are complete, correct, and performant.
Lead an edge AI IP design team across definition, implementation and deployment phases, while establishing IP development methodologies sharing unified blocks within the IP design team.
Author block-level design documents such as interface protocol, block diagram, transaction flow, pipeline, and more.

Required Silicon Validation and Debug Engineer
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Clouds Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
Responsibilities
Contribute to developing and improving post-silicon test content that exercises both IP and SoC levels workloads and other compute-intensive scenarios.
Collaborate with architecture, design, and firmware teams to define comprehensive validation plans for SoC features, focusing on power consumption, thermal management, sensors behavior, and performance metrics.
Work closely with design and firmware teams to propose and implement solutions for optimizing SoC power efficiency and performance, including tuning core-to-memory latencies and bandwidth, power control loops, thermal control loops, etc.
Develop and maintain automated test scripts and frameworks (primarily in Python) to improve validation efficiency and coverage.
Participate in early silicon bring-up and platform bring-up activities, ensuring the stability and functionality of high-power multi-core SoCs.