לוח משרות דרושים מהנדס חשמל עבודה היברידית, לחיפוש זה נמצאו 39 משרות

we are looking for a AI Applied Scientist - Insights & Recommendations.
As AI Applied Scientist, youll be at the intersection of advanced technology and meaningful impact with clear business cases. You will have access to real-time (RT) big data from multiple Sensors & Data sources, and a chance to discover, explore research, and develop cutting-edge models that directly impact industrial manufacturers around the globe. As part of the Applied AI/ML Science team , you will have the opportunity to continuously grow and learn while building and deploying advanced models directly into our products, and stay at the forefront of the world's technologies, witnessing firsthand their impact on our customers.
A Day In Your Life:
Own the algorithm lifecycle from problem definition and data analysis to prototyping and delivering production-ready models.
Combine classic methods with inference techniques: statistics, Time series, Deep learning, anomaly detection, Recommendation Systems, Transformers, and Inference to extract data-driven insights.
Research, design, and build Agentic applications on top of sensor time-series data, textual data, images, ML applications, and other various data sources.
Engage with customers and collaborate with our product team to develop innovative solutions utilizing new types of data.
Leverage modern technologies: work with cloud-based big data platforms for storage, distributed processing, LLMs and agents (GPT, Claude, Gemini), defining & building Gurdrails, reasoning chain as function call, planning, ML-based vectorization and embeddings, and stream analysis.

The ATE Engineer is responsible for development of ATE test station development, including system architecture, test strategy, and transition from R&D to production. We are seeking a highly experienced professional with a strong background in RF, digital, and system-level testing, and with the ability to guide technical decisions, solve complex integration challenges, and support advanced test equipment for production environments.

What will you do:

Design and develop Automated Test Equipment (ATE) for RF, digital, and mixed-signal products at board and system levels.

Lead the technical definition and implementation of test strategies in collaboration with R&D, product engineering, and manufacturing teams.

Own the technical analysis of system schematics, block diagrams, and interface requirements to define robust and reliable ATE solutions.

Support production lines by troubleshooting test failures and optimizing test processes for yield and throughput improvements.

Provide technical guidance for integration with software and firmware control and automation systems.

Evaluate and select test instruments, fixtures, and measurement techniques based on product specifications.

Maintain documentation for test systems, including design files, calibration procedures, and troubleshooting guides.

Mentor engineers and technicians on ATE methodologies, operation, and maintenance.

we are looking for a Algorithm and Applied AI Scientist (DSP).
As an Algorithm and Applied AI Scientist (DSP), you will serve as the technical lead for an innovative project focused on advanced signal processing and data analytics applications. You will work with unique datasets from various signal-generating sources, researching and developing novel models, and analysing, maturing, and extracting features that have a significant impact on industrial manufacturers globally. In this role, you will be instrumental in defining project objectives, identifying customer value, and pushing the team toward successful outcomes. Joining AI team offers ongoing professional growth in leadership, algorithm development, research, innovations, and technical data analysis.
A Day In Your Life:
Be the technical lead of an innovative project.
Develop a comprehensive understanding of industrial data by exploring its physical properties and the relationships among different data streams.
Oversee the full algorithm development cycle, spanning from initial problem definition to the deployment of production-ready feature-based AI models, SDLC starting from feature discovery that is being tracked by sensor behavior patterns.
Architect and build diverse predictive and anomaly classification models using sensor time-series and textual information.
You will gain a deep proficiency in the industrial world and the connection between datasets to generate actionable insights.
Utilize classic and cutting-edge technologies, such as Generative AI, transformers, TSFM, TGNN, deep learning, and traditional statistical methods, time-series, and textual data to generate actionable insights.
Partner with the product team and external customers to create data-driven solutions that address real-world business needs.

​If you are looking to make an impact, come and join a team developing the next generation of space communication technology.

Our mission is to revolutionize the way satellites, space robots and spacecrafts communicate through deep space, in earth orbit and with ground stations. Our technology is based on space proven state-of-the-art proprietary architecture that enables a different approach to the way space communication systems are designed.

We are looking for experienced FPGA Engineers to lead innovation in the next generation space connectivity technology.



What you will be doing​

Design and manufacture systems including ICs by RS and SoC type FPGAs.

Design and implement high-speed digital signal processing algorithms.

Design for highly robust, distributed systems with emphasis on managing physical effects that originate from the harsh space environment.

Implement DSP algorithm on SoC type FPGAs.

Key contributor to Digital, Modem architecture and design.

Lead technical reviews with key stakeholders.

Work closely within a multi-disciplinary team to lead high-impact technical decisions about system design, implementation, and verification.

We are expanding our System Validation Group and invite you to explore Space with us!

Outstanding opportunity to be part of a super-cutting-edge team working on systems above and beyond the globe in our company.


What you will be doing​:

Writing system validation Test plans , Design and develop Test programs to validated embedded system features and performance.

Conducting System Validation Test cycles to verify systems based on HW (analog and Digital), RF, SW, FW

Experience with Python or C programing, Git or other programming languages & source control.

Strong technical troubleshooting.

Develop tools and utilities for Lab & field testing, feature analysis.

High debug capabilities when work with the Software, systems, HW teams on complex issues.

Ability to move fast and decisiveness.

Building development environment.

Designing automate tests.

E2E ownership product from kickoff to production.

Join the Front-End Design team, at the core of silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation.
We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of whats possible.
Your Impact:
Review micro-architecture specifications
Implement Verification environment UVM based
Collaborate with Design engineers to resolve bugs and achieve coverage closure
Work with the firmware/Lab teams to verify chip flows
Perform debug, root-cause analysis, and post-silicon validation in the lab

we are seeking a Physical Design Engineer.
Meet the Team:
The Physical Design team owns backend methodology and flow development from RTL to GDS. The team plays a critical role in developing high-quality VLSI designs for some of most advanced silicon products.
We work with the latest silicon technologies and processes to build large-scale, complex devices that push the boundaries of feasibility. You will collaborate with experienced engineers across architecture, design, verification, and implementation to deliver high-performance silicon.
Your Impact:
You will be part of the team, which is at the heart of software and ASIC design efforts. As a Physical Design Engineer, you will contribute to backend implementation work across key stages of chip design, helping move complex designs from RTL toward GDS.
You will work on physical synthesis, place and route, optimization, timing closure, and floor planning activities. Success in this role means delivering high-quality implementation results, learning quickly from senior engineers, and helping improve the flow and methodology used by the team.

We are looking for an experienced Design Verification engineer to join our DFT team and help establish and grow DFT DV activity in the Cisco SiliconOne DFT team. This role is relevant for engineers with experience in DV roles, either in DFT DV or in other verification domains, who are interested in becoming familiar with DFT design, verification methodologies, and the challenges of validating testability features in advanced silicon.
Your Impact:
Lead and drive DFT verification activities within the Cisco SiliconOne DFT team.
Develop verification plans, environments, checkers, assertions, and coverage models for DFT features.
Verify DFT architecture and implementation in close collaboration with DFT, design, architecture, and verification teams.
Work on verification of scan, MBIST, IJTAG/JTAG, test access mechanisms, DFT controllers, and related SoC-level test features.
Debug complex pre-silicon issues across RTL, verification environments, and DFT logic.
Contribute to scalable methodologies, reusable verification components, and best practices for DFT DV.
Help bridge between general DV methodologies and DFT-specific design and verification needs.

we are looking for a Junior Hardware Engineer - Signal & Power Integrity.
You'll be joining our Signal & power Integrity team, which is at the center of the silicon development .
Our SIPI engineers deal with all system development aspects and deliver detailed specifications to other development team.
As SIPI engineer youll be required to design and analyze high speed analog/digital signals for networking products, with emphasis on high speed signal and power analysis of ASIC, Package and PCB. Model/simulate/characterize high speed systems, including high speed I/Os, chip packages, printed circuit boards, and system interconnects. Overcome the challenges of ultra-high data rate and cutting-edge technology. We use the latest silicon technologies and processes to build largest scale and most complex devices at the edge of feasibility.

Come join us and help shape groundbreaking solutions by designing, developing, and testing some of the most complex ASICs in the industry.
In this role, you will be part of the Switch ASIC Post-Silicon Electrical Validation (EPSV) team.
Ensure the ASIC operates according to specifications and reliably over time by performing extensive, high-precision measurements using advanced test equipment and procedures.
Conduct deep-dive investigations, integrating knowledge across hardware, software, and system domains to identify root causes of observed device behavior.
Handle all chip validation aspects, including:
Building validation plans.
Performing EPSV using advanced test and measurement equipment.
Writing tests in Python over device SDK.
Executing tests and analyzing results.
You will gain in-depth knowledge of chip architecture, functionality, and operating modes, enabling you to debug and resolve electrical chip-related issues.

We are looking for an experienced Design Verification engineer to join our DFT team and help establish and grow DFT DV activity in the DFT team.
This role is relevant for engineers with experience in DV roles, either in DFT DV or in other verification domains, who are interested in becoming familiar with DFT design, verification methodologies, and the challenges of validating testability features in advanced silicon.

we are looking for a Physical Design Manager.
You'll be part of the Cisco Silicon One team, which is at the heart of Ciscos software and ASIC design efforts.
As the Physical Design Manager, you will provide strategic and technical leadership to a team of engineers, guiding them through the entire chip design lifecycle. You will be responsible for the group's output, including Definition, Physical Synthesis, Place and Route, Optimization, Timing Closure, Design Floor Planning.

Join the PHY system team, a pivotal part of silicon development. Our team focuses on the PHY and system aspects of our devices, including PHY firmware, calibrations, system definitions, operations, and post-silicon validation.
Key responsibilities include:
Working with the latest silicon technologies and processes to build large-scale, complex devices at the forefront of feasibility.
Contributing to the development of PHY firmware and system calibrations.
Participating in system definitions, operations, and post-silicon validation activities.

You'll be joining our Physical Design team within Cisco Silicon One, which is responsible for the entire backend methodology and flow development from RTL to GDS. This is a critical part of the group leading the development of high-quality VLSI designs.
Our Backend Engineers handle all aspects of chip design, including Definition, Physical Synthesis, Place and Route, Optimization, Timing Closure, Design Floor Planning.
You will be leveraging your backend and physical design experience to drive the development, optimization, and innovation of CAD methodologies and tools, ensuring the highest quality and efficiency in our chip design flows from RTL to GDS.

we are looking for a ASIC Leader.
Your Impact:
Review micro-architecture specifications
Supervise verification team members and provide professional guidanc
Implement Verification environment UVM based
Collaborate with Design engineers to resolve bugs and achieve coverage closure
Work with the firmware/Lab teams to verify chip flows
Perform debug, root-cause analysis, and post-silicon validation in the lab