לוח משרות דרושים חשמל ואלקטרוניקה ביקנעם

We are looking for Analog Layout Engineer
About The Position
We are a fast-growing startup developing cutting-edge hardware infrastructure for blockchain and cloud-privacy applications.
Our team takes products from ASIC definition, planning, and implementation all the way through production and deployment in multi-ASIC operational systems.
With a multidisciplinary team boasting decades of experience in developing and manufacturing high-end ASIC products, we set the highest standards for performance, efficiency, and quality.
Roles and responsibilities:
Layout design of sensitive analog circuits where you will need to bring state-of-the-art solutions.
In close co-operation with the Circuit Designer, review and analyze complex analog schematics for layout implementation.
Ensures layout designs best functionality and quality by performing all relevant checks like parasitic checks, IR drop and Electromigration, noise and DFM.
Perform post-layout iterations to ensure the best results.

Required Senior ASIC Frontend Design Engineer
About The Position
We design and build hardware that fuels disruptive blockchain technologies by accelerating compute performance. Our world class teams are transforming the future of data, creating the infrastructure that will power the next generation of secure, scalable, green computing. The main bottleneck in scaling cutting edge solutions in privacy tech, data-analysis and real-time computing is acceleration existing hardware cannot keep up with data processing needs. Our products reshape how data is processed and used on a global scale, and were looking for the brightest people to join us. We are looking for talented and ambitious individuals to join our Yoqneam IC team.
Responsibilities:
We offer the opportunity to join our growing frontend design team.
Join a team of VLSI frontend design engineers in our projects.
Define, plan and implement our next chip in our on-going product line and in a new product line of cryptography algorithms acceleration SoCs.
Work closely with multiple teams within organizations such as Architecture, BE, Circuit, Analog and FW
Responsible for scaling up the frontend design environment methodologies.

Were looking for outstanding students to join our Backend Design team and contribute to the development of groundbreaking ASICs in cryptography.
Responsibilities:
Participate in the research and development of current and future ASIC projects.
Gain hands-on experience in physical design (RTL2GDS) synthesis, power analysis, clock distribution, place & route, timing closure, and verification.
Collaborate with EDA vendors and contribute to flow development.

Required Physical Design Engineer
About The Position:
We design and builds hardware that fuels disruptive blockchain technologies by accelerating compute performance. Our world-class teams are transforming the future of data, creating the infrastructure that will power the next generation of secure, scalable, green computing. The main bottleneck in scaling cutting-edge solutions in privacy tech, data analysis, and real-time computing is acceleration existing hardware cannot keep up with data processing needs. Our products reshape how data is processed and used on a global scale, and were looking for the brightest people to join us. We are seeking talented and driven individuals to become part of our Yoqneam IC team.
Responsibilities:
Floor Planning Top to Bottom & Bottom up Block level. Exploring different floorplan structures to achieve both the best area & ease of convergence.
Generate high-quality PnR results for one or more digital blocks by applying engineering best practices.
Optimize designs based on key metrics, including power, area, and performance trade-off analyses.
Drive sign-off timing convergence for high-performance designs at the block level, including DRC and LVS signoff
Analyze power integrity (EMIR) results of blocks and apply corrective measures to resolve identified issues.
Collaborating closely with frontend, verification, architecture, physical design, and analog teams.
Work closely with EDA (Electronic Design Automation) vendors on the latest tool feature development and qualification.

We are searching for a Lab Technician to join our Hardware team and assume responsibility for our existing and growing lab infrastructure in Yokneam and Tel Aviv.
Roles and responsibilities:
Building and maintaining engineering and validation environments.
Execute experiments on test set-ups and prototype machines to ensure that documented results meet the specified requirements.
Responsibility for lab equipment life cycle, including procurement requests, inventory, and maintenance.
Ensuring lab safety and managing ESD control.
Developing and documenting working procedures and instructions.

CAD/EDA Student
About The Position:
A fast-growing startup developing cutting-edge hardware infrastructure for blockchain and cloud-privacy applications.
Our team takes products from ASIC definition, planning, and implementation all the way through production and deployment in multi-ASIC operational systems.
With a multidisciplinary team boasting decades of experience in developing and manufacturing high-end ASIC products, we set the highest standards for performance, efficiency, and quality.
Join our team to help develop automation tools and infrastructure that support advanced IC design. You'll gain hands-on experience with industry-standard EDA environments, scripting, and cloud-based compute systems.
About the Position:
Develop and maintain EDA tools and design automation flows (analog and digital)
Build scalable, cloud-based resource management tools
Troubleshoot and support design teams
Document processes and collaborate across teams.

We are looking for a talented VLSI Verification Engineer to join our team.
In this role, you will work on verifying complex ASIC designs, and collaborating with cross-functional teams to ensure silicon success.
You will define and implement verification strategies, debug failures, and contribute to the quality of our next-generation products.
Key Responsibilities:
Define verification plans and environment micro-architecture
Implement UVM-based verification environments
Debug and analyze failures at various stages of verification
Develop coverage models and metrics to assess design readiness
Support cross-functional teams (Analog, Backend, Production, etc.) on verification-related challenges.

A highly motivated senior AI cloud infrastructure Software architect to join our team in Israel. Work on innovative technologies shaping the future of AI and cloud infrastructure. We are developing RDMA Transport protocols within the Networking software architecture team. Efficient and fast communication between GPUs directly impacts end-to-end application performance. This impact continues to grow with the increasing scale of next generation systems. This is an outstanding opportunity to advance the state-of-the-art, break performance barriers, and deliver platforms the world has never seen before. Are you ready to build the new and innovative technologies that will help realize vision?

What you'll be doing:
Translate requirements into vision, architecture, and roadmap
Design infrastructure to support programmable improvements to RDMA protocols for E/W AI networking stack
Collaborate with multi-functional teams to innovate and deliver networking solutions
Explore innovative solutions in HW and SW for our next-generation platforms as part of programmable RDMA architecture
Build proofs-of-concept, conduct experiments, and perform quantitative modeling to evaluate and drive new innovations

We are looking for an Electromechanical Technician to support our mechanical engineering design team. Collaborate with a multi-functional team such as: Mechanical design, HW design, PMC, (Product management & configuration), Thermal, NPI, Operations, manufacturers & subcontractors. Networking division is a leading supplier of innovative end-to-end InfiniBand and Ethernet connectivity solutions and services for servers and storage. We offer outstanding solutions that include adapter cards, switches, cables, and software to support networking technologies. Our products optimize data center performance and deliver industry-leading bandwidth and scalability. In addition, we serve a wide range of sectors including high performance computing, enterprise, data centers, cloud computing, and Web 2.0. We are constantly changing ourselves to stay ahead of the market and bring groundbreaking products and services to the industry. Our product line is passionate about delivering the most optimized Ethernet solutions for industries like Media and Entertainment as well as any other industry that can benefit from our Data Stream and TCP/IP acceleration.

What you will be doing:
Assemble electro-mechanical and opto-mechanical systems: switches, HCA cards, interconnect cables, racks, sub-racks, PCB elements, mockups, etc.
Fluid colling systems assembly & maintenance.
Self-Production of simple / mockup parts using 3D printers, machining & hand tools.
Support & debug products, Leading production at sub-contractors sites, Local & abroad.
Support the mechanical & HW designers & Other teams.
Lead internally small-scale assembly & fixes.
Preparation of assembly drawings, BOM & Work instructions.
Simple jigs & fixtures design.

We are looking for a Validation and Verification (V&V) Engineer to join our team and play a key role in system testing for multidisciplinary IoT products within our Water Management Ecosystem.
Main Responsibilities:
● Designing a testing strategy, creating test plans based on system requirements
● Writing tests ready for automation
● Testing electrical, functional, communication, and integration aspects of a product throughout its life cycle
● Writing test reports, Fault documentation, verification of resolved issues,
● Participating actively in integration activities and complex failure analysis
● Working closely with the departments of Software, Firmware, Hardware, and Mechanical Engineering as well as System Engineering

We are looking for a Chip Design Verification Manager for developing the next generation DFT technologies.

As a Chip Design Verification Manager in the DFT team, you will lead teams that verify the design and implementation of our DFT technologies in various projects. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting Switches, Nic and SoC product lines. We are working closely with a wide range of aspects - chip design, backend, verification and production testing. We are working on the most advanced technologies and complex products. Our DFT solutions are unique, innovative, and we are continuously looking for new and creative solutions to meet the challenging goals.

What you'll be doing:

In this position you will be responsible to lead verification teams in the the definition, flow and execution of verification of the DFT design, architecture and micro-architecture.

As a member of our DFT verification team, you'll understand the design & implementation, define the verification scope, develop the verification infrastructure (Testbenches, BFMs, Checkers, Monitors), execute test/coverage plans, and verify the correctness of the design.

Collaborate with architects, designers, emulation, production testing and silicon verification teams to accomplish your tasks.

We are looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you'll be doing:

Physical design of blocks according to specifications under challenging constraints targeting for the best power, area, and performance.

Be exposed and work on a variety of challenging designs (including high cell count and HS blocks). Resolving complex timing and congestion problems.

Daily work involves all aspects of physical design chip development (RTL2GDS) - synthesis, power and clock distribution, place and route, timing closure, power and noise analysis, and physical verification.

Taking part inflows development.