לוח משרות דרושים מדעים מדוייקים בתל אביב יפו

we have been transforming computer graphics, pc gaming, and accelerated computing for more than 25 years. its a unique legacy of innovation thats fueled by great technology-and amazing people. today, were tapping into the unlimited potential of ai to define the next era of computing. an era in which our gpu acts as the brains of computers, robots, and self-driving cars that can understand the world.
the complexity of the chip has greatly increased over the years. we are now packing tens of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environment. thesystem -on-chip ( SOC ) group is seeking a top SOC Verification engineer to verify the design and implementation of the worlds leading networking socs. in this position, you will get the opportunity to craft complex networking chips and interact directly with architects, designers, and software engineers across sites. this is your chance to shape the future of computing with a world-class team! as an SOC Verification engineer, you will verify the design and implementation of our SOC technologies in various projects. this position offers the opportunity to have real impact in a dynamic, technology-focused company impacting switches and nic SOC product lines. we are working closely with a wide range of aspects - chip design, dft, backend, verification and production testing. we are working on the most advanced technologies and complex products. our SOC solutions are unique, innovative, and we are continuously looking for new and creative solutions to meet the challenging goals.
what you'll be doing:
in this position, you will be responsible for verification of the clock design elements, architecture and micro-architecture using sophisticated verification methodologies.
as a member of our SOC verification team, you'll understand the design & implementation, define the verification scope, develop the verification infrastructure (testbenches, bfms, checkers, monitors), execute TEST /coverage plans, and verify the correctness of the design.
collaborate with architects, designers, emulation, production testing and silicon verification teams to accomplish your tasks.

our company has been transforming computer graphics, pc gaming, and accelerated computing for more than 25 years. its a unique legacy of innovation thats fueled by great technology-and amazing people. today, were tapping into the unlimited potential of ai to define the next era of computing. an era in which our gpu acts as the brains of computers, robots, and self-driving cars that can understand the world. doing whats never been done before takes vision, innovation, and the worlds best talent. as a worker, youll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. come join the team and see how you can make a lasting impact on the world.
the complexity of the chip has greatly increased over the years. we are now packing tens of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environment. the company system -on-chip ( SOC ) group is seeking a top SOC Verification engineer to verify the design and implementation of the worlds leading networking socs. in this position, you will get the opportunity to craft complex networking chips and interact directly with architects, designers, and software engineers across sites. this is your chance to shape the future of computing with a world-class team!
what you'll be doing:
as a senior SOC Verification engineer at our company, you will technically lead a team of engineers and be responsible for verifying design, architecture, and micro-architecture using advanced verification methodologies.
define the verification scope and contribute to the development of the verification infrastructure for SOC clock networks.
verify firmware code, with a specific focus on hardware/firmware interactions.

our company is a global leader in control systems for computing, a field on the verge of exponential growth. our innovative hardware and software mark a groundbreaking approach in our computer control, scaling from individual qubits to expansive arrays of thousands.
at the core of qm lies a passionate and ambitious team committed to reshaping the construction and operation of our computers. our work is fueled by a deep understanding of customer needs, driving us to deliver unparalleled solutions in this revolutionary field.
we are looking for a Verification engineer who embodies ambition and positivity, who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfil the evolving needs of our expanding customer base.
the Verification engineer we look for will be a highly talented and motivated person, who is a real team player and can collaborate closely with engineers from other disciplines and our physicists.
responsibilities:
practicing the full range of verification aspects
creating a verification environment from scratch (drivers, monitors, coverage...)
vip (ddr/pcie/axi) integration
defining verification sequences via a complex control-flow constraint set
system understanding of a Full-Stack product with strong hw-sw coupling
reference model integration
TEST plan definition
defining verification flows and creating the proper infrastructure to support it

be part of a team that pushes boundaries, developing custom silicon solutions that power the future of direct-to-consumer products. you'll contribute to the innovation behind products loved by millions worldwide. your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
as a SOC physical design engineer, you will collaborate with functional design, design for testing (dft), architecture, and packaging engineers. additionally, you will solve technical problems with micro-architecture and logic circuits solutions, while evaluating design options with optimized performance, power, and area in mind.the ai and infrastructure team is redefining whats possible. we empower customers with breakthrough capabilities and insights by delivering ai and infrastructure at unparalleled scale, efficiency, reliability and velocity. our customers include , cloud customers, and billions of our  users worldwide. we're the driving team behind our groundbreaking innovations, empowering the development of our cutting-edge ai models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. from software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our tpus, vertex ai for cloud, global networking, data center operations, systems research, and much more.
responsibilities
define and drive the implementation of physical design methodologies.
take ownership of one or more physical design partitions or top level.
drive to the closure of timing and power consumption of the design.
contribute to design methodology, libraries, and code review.
define the physical design related rule sets for the functional design engineers.

our company is a global leader in control systems for our computing, a field on the verge of exponential growth. our innovative hardware and software mark a groundbreaking approach in our computer control, scaling from individual qubits to expansive arrays of thousands. at the core of qm lies a passionate and ambitious team committed to reshaping the construction and operation of our computers.
we are seeking a highly skilled hands-on engineer to join our our integration team, ensuring seamless integration of multi-layered systems. this role requires close collaboration with cross-functional teams to debug, validate, and integrate complex interfaces while ensuring end-to-end functionality.
key responsibilities:
integration of multi-disciplinary systems, ensuring smooth operation across different layers.
debug and troubleshoot issues arising in the integration process.
develop integration and validation tools.
collaborate with architecture, logic design, verification, compiler, and Embedded teams.

our company is a global leader in control systems for our computing, a field on the verge of exponential growth. our innovative hardware and software mark a groundbreaking approach in our computer control, scaling from individual qubits to expansive arrays of thousands.
at the core of qm lies a passionate and ambitious team committed to reshaping the construction and operation of our computers. our work is fueled by a deep understanding of customer needs, driving us to deliver unparalleled solutions in this revolutionary field.
we are looking for a Verification engineer who embodies ambition and positivity, who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfil the evolving needs of our expanding customer base.
the Verification engineer we look for will be a highly talented and motivated person, who is a real team player and can collaborate closely with engineers from other disciplines and our physicists.
responsibilities:
practicing the full range of verification aspects
creating a verification environment from scratch (drivers, monitors, coverage...)
vip (ddr/pcie/axi) integration
defining verification sequences via a complex control-flow constraint set
system understanding of a Full-Stack product with strong hw-sw coupling
reference model integration
TEST plan definition
defining verification flows and creating the proper infrastructure to support it

our company is a cutting-edge national facility supporting our computing research and development for both academia and industry. the iqcc is managed and operated by our machines (qm), the global leader in quantum computing control systems. our state-of-the-art lab includes advanced infrastructure with several dilution refrigerators and a wide array of quantum and classical devices.
the iqcc offers unique opportunities for talented phd students seeking an internship opportunity at a world-class facility. we are looking for brilliant, versatile, and fast-learning interns with a strong can-do attitude to become a part of the core iqcc team, working on a our computer with 20+ superconducting qubits, assisting in its calibration, integration and assembly, through qms opx1000 control platform. he/she will gain unique experience with the worlds top cryogenic systems and participate in cutting edge research projects with the leaders of industry and academia. the ideal candidate should have experience working with our systems and should be ready to move to israel to work on-site in the iqcc for a period of 4-6 months.
responsibilities:
support the calibration and optimization of superconducting qubits chip
participate in research projects that aim to develop new calibration protocols for faster and higher quality gates
gain a deep understanding of our state-of-the-art control system
assist in the day-to-day operation of the lab.

description
our company is a cutting-edge facility supporting computing research and development for both academia and industry. the iqcc is managed and operated by machines (qm), the global leader in computing control systems. our state-of-the-art lab includes advanced infrastructure with several dilution refrigerators and a wide array of and classical devices. we are assembling a world-class team of professionals to revolutionize the construction and control of computers, accelerating their arrival.
we are looking for a physicist with peer-reviewed scientific contributions in information science and computing, who can quickly grasp the essence of complex experiments and has a passion for solving intricate problems across the entire stack. the candidate should also possess excellent communication and interpersonal skills.
as a physicist, you will contribute to developing novel multi-qubit calibration schemes. you will work in a small multi-disciplinary team with an immediate goal to enable seamless computing over the cloud with multiple technologies. this includes enhancing the performance of the qpu, developing higher level tools and frameworks, supporting the development and optimization of the user interface, creating documentation and directly communicating with users.
key responsibilities:
actively contribute to the creation, maintenance and optimization of automated calibration graph based on machines hardware and software.
delve into deep and novel physical problems and contribute to a fast and effective solution, while driving technology forward.
contribute to adaptation of new technologies at the iqcc.
contribute to the maintenance and development of our unique calibration software.
onboard customers to the iqcc and work with them to meet their needs and materialize their research ideas.
support lab maintenance and development of the physical systems.
actively contribute to documentation to enable easy onboard process for iqcc customers.

description
we are a global leader in quantum computing control systems. through our pioneering hardware and software solutions with instruction-based quantum control, we're revolutionizing how quantum computers are built and controlled. as we stand at the forefront of exponential growth in quantum computing, we're assembling an elite team that actively shapes the evolution of quantum technology.
we're seeking an exceptional experimental physicist who combines deep quantum physics expertise with strong software engineering capabilities and interpersonal skills. in this role, you'll focus on developing and implementing automated calibration solutions for several quantum computing partners while also serving as a quantum solutions expert for our european customer base. you'll work at the intersection of quantum physics and software engineering, translating complex calibration requirements into robust automation frameworks. this position offers unprecedented exposure to diverse qubit types and quantum architectures, enabling you to create groundbreaking calibration solutions while helping customers implement quantum computing experiments. prior hands on experience on managing amo set-ups and good understanding of the underlying physics is strongly encouraged.
responsibilities
design and implement automated calibration frameworks for quantum computing systems
collaborate with the strategic partner's team to optimize calibration workflows
lead technical implementation and integration of our company solutions for customers
provide technical guidance on best practices for quantum control systems
translate complex customer requirements into actionable technical solutions
manage technical relationships with accounts throughout europe
contribute to customer education and training materials.

description
our company is a global leader in hybrid control systems for quantum computing, a field on the verge of exponential growth.
our innovative hardware and software offer a groundbreaking approach to controlling quantum computers, scaling from individual qubits to arrays of thousands.
at the heart of qm is a passionate, ambitious team committed to transforming the construction and operation of quantum computers. our deep understanding of customer needs drives us to deliver unmatched solutions in this revolutionary field.
we are looking for a highly experienced a hands-on compiler engineer who embodies ambition and positivity.
someone who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfill the evolving needs of our expanding customer base.
responsibilities:
develop qm's compiler from a proprietary quantum language to a proprietary processor tailored to realize and accelerate quantum computing.
take on complex optimization challenges at the core of our unique compiler, focusing on Real-Time applications, hybrid quantum/classical algorithms, and parallel processing.
conduct rigorous testing, debugging, and profiling to ensure the performance and correctness of compiler outputs.
hands-on development and debugging of software to optimize the utilization of limited hardware resources, enabling the scaling of quantum computing systems and improving quantum algorithm performance on our cutting-edge quantum orchestration platform.
collaborate closely with hardware, software and architecture teams to ensure seamless software-hardware integration, directly enhancing system capabilities and performance.

about the job
be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our company's direct-to-consumer products. you'll contribute to the innovation behind products loved by millions worldwide. your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
as a silicon Validation engineer at our company cloud, you will play a pivotal role in the validation of our company's custom silicon solutions that power our cloud infrastructure bringing it to the highest quality level. with your expertise in post-silicon validation, you will be identifying and resolving issues before they impact our customers, ensuring a seamless and high performance cloud experience.the ml, systems, & cloud ai (msca) organization at our company designs, implements, and manages the hardware, software, Machine Learning, and systems infrastructure for all our company services (search, youtube, etc.) and our company cloud. our end users, cloud customers and the billions of people who use our company services around the world. we prioritize security, efficiency, and reliability across everything we do - from developing our latest tpus to running a global network, while driving towards shaping the future of hyperscale computing. our global impact spans software and hardware, including our company clouds vertex ai, the leading ai platform for bringing gemini models to enterprise customers.
responsibilities
define, develop and execute post-silicon validation content on both pre-silicon setups and real silicon platforms in the lab.
drive silicon from being a chip towards becoming a product.
debug and investigate issues along cross-functional teams such as firmware, software, design, design verification, architecture and multiple production teams.
provide quality functional coverage for our company designs.
TEST development and automation, design, implement, and maintain validation tests using scripting and programming languages (e.g., Python, C / C ++) to verify smartnic functionality and performance.

be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our direct-to-consumer products. you'll contribute to the innovation behind products loved by millions worldwide. your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
in this role, you will work as part of a research and development team. you will build verification components, constrained-random testing, and system testing, and drive verification closure. you will verify digital designs, collaborate closely with design and Verification engineers on projects, and perform direct verification. you will build constrained-random verification environments that exercise designs through their corner-cases and expose all types of bugs. you will manage the full life-cycle of verification, which can range from verification planning and TEST execution to collecting and closing coverage.the ai and infrastructure team is redefining whats possible. we empower our customers with breakthrough capabilities and insights by delivering ai and infrastructure at unparalleled scale, efficiency, reliability and velocity. our customers include, cloud customers, and billions of our users worldwide. we're the driving team behind our groundbreaking innovations, empowering the development of our cutting-edge ai models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. from software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our tpus, vertex ai for cloud, global networking, data center operations, systems research, and much more.
responsibilities
plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
create and enhance constrained-random verification environments using systemverilog and uvm, or formally verify designs with systemverilog assertions (sva) and industry leading formal tools.
identify and write all types of coverage measures for corner-cases.
debug tests with design engineers to deliver functionally correct design blocks.
close coverage measures to identify verification holes and to show progress towards tape-out.

about the job
be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our company's direct-to-consumer products. you'll contribute to the innovation behind products loved by millions worldwide. your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. as a senior design Verification engineer, you will be a part of research and development team to verify digital designs, develop constrained-random TEST environments and drive system testing to closure. you will collaborate with design and verification teams, manage the verification life-cycle and uncover bugs through corner-case testing.the ai and infrastructure team is redefining whats possible. we empower our company customers with breakthrough capabilities and insights by delivering ai and infrastructure at unparalleled scale, efficiency, reliability and velocity. our customers, our company cloud customers, and billions of our company users worldwide. we're the driving team behind our company's groundbreaking innovations, empowering the development of our cutting-edge ai models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. from software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our tpus, vertex ai for our company cloud, our company global networking, data center operations, systems research, and much more.
responsibilities
plan and execute the verification of digital design blocks by understanding specifications and working with design engineers to define key verification scenarios.
develop and refine random verification environments using systemverilog/uvm or Specman to ensure effective TEST coverage.
define and implement various coverage measures to capture stimulus and corner-case scenarios.
collaborate with design engineers to debug tests and ensure functional correctness of design blocks.
drive coverage analysis to identify verification gaps and demonstrate progress towards tape-out.

about the job
be part of a team that pushes boundaries, developing custom silicon solutions that power the future of google's direct-to-consumer products. you'll contribute to the innovation behind products loved by millions worldwide. your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
google system infrastructure builds the cloud for google services and for google cloud customers, by solving business TEST of performance and cost, utilizing hardware, software, and system solutions.the ai and infrastructure team is redefining whats possible. we empower google customers with breakthrough capabilities and insights by delivering ai and infrastructure at unparalleled scale, efficiency, reliability and velocity. our customers include googlers, google cloud customers, and billions of google users worldwide. we're the driving team behind google's groundbreaking innovations, empowering the development of our cutting-edge ai models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. from software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our tpus, vertex ai for google cloud, google global networking, data center operations, systems research, and much more.
responsibilities
plan the verification strategy, identify the platform to validate reasoning components.
define the TEST plan and strategy with stakeholders, including sign-off and exit criteria.
plan and execute the verification of internet protocols (ips) using dynamic verification and formal verification.

in this role, you will work as part of a research and development team. you will build verification components, constrained-random testing, system testing, and verification closure. you will verify digital designs, collaborate with design and Verification engineers on projects, and perform direct verification. you will build constrained-random verification environments that exercise designs through their corner cases and expose all types of bugs. you will manage the full lifecycle of verification which can range from verification planning, TEST execution, or collecting and closing coverage.the ai and infrastructure team is redefining whats possible. we empower google customers with breakthrough capabilities and insights by delivering ai and infrastructure at unparalleled scale, efficiency, reliability and velocity. our customers include googlers, google cloud customers, and billions of google users worldwide. we're the driving force behind google's groundbreaking innovations, empowering the development of our cutting-edge ai models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. from software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our tpus, vertex ai for google cloud, google global networking, data center operations, systems research, and much more.
responsibilities
plan the verification of digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.
create and enhance constrained-random verification environments using systemverilog or formally verify designs with strategic value add (sva) and industry-leading formal tools.
identify and write all types of coverage measures for stimulus and corner cases.
debug tests with design engineers to deliver functionally correct design blocks.
close coverage measures to identify verification holes and to show progress towards tape-out.