לוח משרות דרושים חשמל ואלקטרוניקה ביקנעם, לחיפוש זה נמצאו 118 משרות

The System-On-Chip (SOC) group is looking for a Senior RTL Design Engineer to serve as the technical lead for clocks development on our next-generation networking chips. Clocks are the backbone of the SOC. In this role you will lead the development of the chip's clocking logic - PLL and reference clock integration, clock generation, distribution, muxing and dividers, glitchless switching, clock gating, reset synchronization, and the clock domain crossing infrastructure that every unit on the die depends on.

This is an RTL design and technical leadership role, not a circuit or transistor-level design role. Working from the clock architecture defined with the architecture and micro-architecture teams, you will lead its implementation in RTL, guide other engineers contributing to it, and drive it through to silicon in close partnership with Design Verification and Physical Design (backend). You will also interact regularly with CAD, Package Design, Software, and DFT teams.

What you'll be doing:

Acting as the technical lead for SOC clocks development - leading the implementation of the clocking logic from specification through tape-out and bring-up.

Working with the architecture and micro-architecture teams on the SOC clock and reset scheme: collecting clocking requirements from units across the chip, feeding back implementation and timing considerations, and translating the agreed scheme into a verifiable design.

Writing and reviewing synthesizable Verilog/SystemVerilog RTL for clock generation, distribution, muxing, division, glitchless switching, gating, and reset synchronization.

Leading and mentoring other RTL engineers working on clocking: reviewing designs, setting coding and quality standards, and distributing work across the team.

Working hand-in-hand with the Physical Design (backend) team on clock tree implementation, SDC/timing constraints, partitioning, floorplan feedback, trial synthesis, and timing convergence.

Partnering with Design Verification on clocking testplans, functional and gate-level debug, and coverage closure.

Supporting Software and firmware teams on clock programming sequences, DVFS, and low-power/clock-shutdown flows.

Representing clocking implementation in cross-functional design reviews with architecture, PD, DV, DFT, and CAD stakeholders.

The Networking Application Engineering team is looking for an experienced networking engineer, with wide knowledge in networking systems with focus on physical layers, to join the team and support groundbreaking technology. As a AI Networking Application Engineer one will have a real impact on the business, while working closely with our customers and R&D teams.

What youll be doing:

Gain our customers trust and understand their needs.

Support new supercomputers and AI fabrics technologies.

Solve complex issues while leading highly visible customer issues.

Work closely with various R&D teams and develop features for our customers.

Provide constructive feedback to engineering and marketing regarding products requirements.

We are looking for an experienced Team Lead for the NIC FW verification infrastructure team. In this role, you will lead the verification infrastructure - ensuring testing infrastructure stability, scalability, and continuous improvement - while guiding the development of advanced modules and methodologies. You will be responsible for driving the teams technical direction, supporting the evaluation of data and control path for new features, and ensuring high-quality deliverables that meet the expectations of industry-leading customers. As a leader, you will mentor and grow a team of engineers, foster a culture of ownership and execution, and collaborate closely with NVIDIAs networking NIC FW teams.

What you will be doing:

Lead and drive team execution end-to-end, combining managerial ownership with hands-on technical contribution - including ownership of the verification testing domain, its flows, coverage and the regression cycle.

Develop deep expertise in NVIDIA technologies, with a strong focus on FW functionality with corresponding interfaces with HW and SW.

Drive team execution by setting clear priorities, removing blockers, and ensuring high-quality, timely delivery - while maintaining a high bar for technical excellence and clearly communicating priorities, trade-offs, and status to stakeholders.

Define and continuously improve testing methodologies, including leading retrospectives for missed bugs to identify gaps - driving actionable changes to test coverage, flows, and verifiers.

Act as a technical leader within the team, contributing to design discussions, mentoring engineers, and actively participating in high-level design and code reviews.

We are looking for an outstanding Senior Networking Software Architect to join the NIC/DPU Software and Firmware Architecture group. In this role, you will help define the next generation of our datacenter and AI networking platforms, with focus on DPU management, QoS, performance, telemetry, and software architecture across stacks. You will work closely with hardware designers, firmware/kernel driver teams, system engineers, validation, product management and customers. The role spans early architecture definition, pre-silicon design, bring-up, and production readiness for large-scale AI and cloud datacenter deployments.

What Youll Be Doing:

Own software and system architecture for next-generation DPU management, QoS, performance, telemetry, and observability features.

Define end-to-end control and management flows across DOCA, host drivers, embedded firmware, BMC, management controllers and external management systems.

Specify telemetry and observability requirements, including counters, logs, traces, events, health monitoring, debug data, and streaming telemetry.

Define management interfaces and APIs for configuration, provisioning, lifecycle operations, diagnostics, and field serviceability.

Write clear architecture specifications, interface definitions, flow diagrams, and design documents for software, firmware, and system teams.

Partner with R&D teams to translate high-level architecture into implementable designs and guide features through development, validation, silicon bring-up, and production.

Analyze system performance bottlenecks, interoperability issues, telemetry gaps, and customer-reported issues, then feed learnings into future architecture.

Collaborate with system and cluster architects to ensure NIC/DPU features fit end-to-end AI datacenter and cloud networking designs.

We are seeking a Senior System Management Architect to lead the management architecture for our advanced SmartNIC cards. You will be the resident expert for SmartNIC system management, ensuring that NIC ASICs, Baseboard Management Controllers (BMCs), MCUs, CPUs, and CPLDs operate in perfect unison. You will own the lifecycle management specifications for SmartNIC platforms-from factory provisioning and day-one deployment to complex orchestrated reset flows and secure recovery. If you are someone who enjoys looking at a high-level system diagram and then immediately diving into the I2C/I3C bus topologies and PLDM command structures required to make it work, this role is for you.

What you'll be doing:

System Architecture & Flow Definition: Define and document comprehensive production, provisioning, update, recovery and reset flows for SmartNIC cards. Crucially, you will ensure that these board-level architectural decisions perfectly align with and support overarching platform-level needs, orchestrating seamless coordination between the NIC ASIC, BMC, CPU, and peripheral components.

Security & Provisioning: Specify security provisioning flows including OTP fusing, secure boot enablement, attestation key injection, certificate chain management, RPMC key derivation, and PQC (Post-Quantum Cryptography) requirements. Define IPN-to-OPN transition and component locking procedures.

Protocol Implementation & Guidance: Specify the use of standard management protocols (MCTP, PLDM, SPDM, NC-SI) across internal board interfaces to achieve secure boot, firmware updates, and telemetry gathering.

Hardware/Software Intersect: Dive deep into device-level hardware and software behaviour. Define CPLD logic requirements, power-sequencing dependencies, and reset orchestration (e.g., handling PCIe PERST#, SBR, and forced resets) for multi-host and standalone SmartNIC environments.

Interface Management: Architect intra-board communication pathways using PCIe, I2C/I3C, USB, and SPI, ensuring robust out-of-band (OOB) and in-band management connectivity.

Cross-Functional Leadership: Collaborate tightly with Production teams, Hardware and Firmware Engineering, NIC FW/Driver teams, and QA to translate your architectural specifications into implementable, testable realities.

Technical Documentation: Author rigorous technical specifications, test plans, and architectural design documents to guide both development and factory production.

Our Networking Product Engineering is looking for a Development Quality Manager to join the NPE management team and lead quality methodology across a broad engineering organization.

In this role, you will define and drive the quality operating model across product development, design, validation, NPI, manufacturing transfer, and field-learning interfaces. You will work across teams that develop products as well as internal engineering deliverables such as test boards, testers, and validation infrastructure, ensuring that quality is designed in from concept through production and beyond.

This is a high-impact leadership role for someone who can combine engineering depth, structured quality methods, and strong cross-functional influence.

What youll be doing:
Lead quality activities throughout the product lifecycle, from concept through NPI and manufacturing transfer.
Define and improve development quality processes and frameworks across design, engineering, test, and V&V.
Participate in design reviews, providing quality input and milestone-readiness guidance.
Lead risk management activities, including FMEA and preventive quality methods.
Drive root-cause investigations and ensure effective CAPA implementation and closure.
Define, monitor, and report quality KPIs to NPE leadership.
Collaborate with R&D, reliability, manufacturing, supply chain, and operations partners.
Support audits and ensure compliance with internal and external requirements.
Serve as the primary NPE interface to Hardware and Operations Quality teams, driving organizational learning and governance across test assets.

We are seeking an exceptional Network Engineer to join the Vertical Verification Group. As a senior engineer, you will contribute to the Vertical Verification work, concentrating on validating and improving complex Ethernet and InfiniBand systems within our Data Center and HPC environments.

You will play a key role in testing advanced networking features, building complex customer-like topologies, and ensuring our products meet industry-leading benchmarks of performance, efficiency, and quality. You will collaborate closely with architects, software engineers, and hardware teams across NIC, HCA, switches, CPUs, and GPUs in a fast-paced and highly technical environment. This is an outstanding opportunity to join a highly skilled team and contribute significantly to groundbreaking technology!

What youll be doing:
Review architecture, build, and requirements for new networking features across Ethernet and InfiniBand portfolios.
Compose and build complex testbed topologies that emulate customer environments.
Implement, run and optimize integration test plans including functional, regression, and performance testing.
Identify, reproduce, and debug issues; work closely with R&D to drive root cause analysis and resolution.
Collaborate with automation teams.
Analyze and optimize network performance, latency, and efficiency.
Provide clear status updates, reports, and insights on system quality and performance.

Our Networking division is looking for an excellent Senior System Validation Engineer!

Our Networking division is a leading supplier of innovative end-to-end InfiniBand and Ethernet connectivity solutions and services for servers and storage. We offer market-leading solutions that include adapter cards, switches, cables, and software to support networking technologies. Our products optimize data center performance and deliver industry-leading bandwidth and scalability. In addition, we serve a wide range of markets including high-performance computing, enterprise, data centers, cloud computing, big data, and Web 2.0. We are constantly reinventing ourselves to stay ahead of the market and bring groundbreaking products and services to the industry.

What you'll be doing:

Test Verification and Validation (both HW and SW).

Maintain products quality by improving test stability, coverage, design, and manufacturing process in Mass Production.

Execute tests in different scopes such: as regression, performance degradation, functional, and security; report the progress of testing and provide summary reports of the activity.

Troubleshooting and streamlining/optimizing our testing procedures.

Support Mass production matters.

Debugging production bugs and solving them.

Our Networking division is looking for an excellent System Validation Engineer! Our Networking division is a leading supplier of innovative end-to-end InfiniBand and Ethernet connectivity solutions and services for servers and storage. We offer market-leading solutions that include adapter cards, switches, cables, and software to support networking technologies. Our products optimize data center performance and deliver industry-leading bandwidth and scalability. In addition, we serve a wide range of markets including high-performance computing, enterprise, data centers, cloud computing, big data, and Web 2.0. We are constantly reinventing ourselves to stay ahead of the market and bring groundbreaking products and services to the industry.

What you'll be doing:
Test Verification and Validation (both HW and SW).
Maintain products quality by improving test stability, coverage, design, and manufacturing process.
Execute tests in different scopes such: regression, performance degradation, functional, and security; report the progress of testing and provide summary reports of the activity.
Troubleshooting and streamlining/optimizing our testing procedures.
Support production matters.

We are looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you'll be doing:

You will be in charge of developing full-chip physical design methodologies, Physical Verification development and support through all the projects, Tapeout activities for implementation of networking chips and SOCs.

Work closely with Full Chip Layout owners and block owners, project managers to assure high quality and timely convergence.

Come up with unique and creative solutions to the state of the art FCL physical design problems that are needed for our chips.

We expect you to run, debug, and approve Physical Verification flows across multiple projects, ensuring strict adherence to our high standards.

Participating and developing flow and tool methodologies for fullchip, physical design verification across multiple projects.

We are looking for a creative, independent Product Engineer to join our Networking business unit. For over two decades, Our Networking has continuously reinvented itself, delivering industry leading high speed interconnect products. Our solutions set the standard for performance, scalability, and innovation enabling true end to end high speed Ethernet and InfiniBand solutions.

As we continue to grow, we are seeking exceptional engineers to help drive the next wave of technological advancement. In this role, you will take a leading position in the Interconnect Cluster Performance domain. You will work closely with global technical teams to gain deep architectural insight, investigate customer complaints, and drive product excellence. If you are passionate about building high-quality products that make a real-world impact, we want to hear from you.

What Youll Be Doing:

Maintain high-quality product deliveries through in depth BIG data analysis and failure analysis.

Improve product performance by collaborating with Process, Mechanical, Hardware, and Thermal teams.

Lead high impact task forces and cross functional working groups.

Help Design and enhance product test plans to ensure high customer satisfaction.

Manage failure analysis for both field and lab issues.

Collaborate closely with Customer Support, Marketing, Engineering, Quality, and Reliability teams.

The complexity of the chip has greatly increased over the years. We are now packing tens of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environment. The System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip build and assembly, and padring design and verification. You should have real passion for methodologies and automation solutions that enable SOC creation in the most optimized way.

In this position, you will get the opportunity to build complex networking chips and interact directly with unit-level ASIC, Physical Design, CAD, Package Design, Software, DFT and other teams.


What you'll be doing:

Implement chip level design through collaboration with cross-functional teams (Functional Design, DFT, Design Verification, System Verification, STA, and Physical Design).

Be exposed and work on a variety of functional and structural challenges. Including functional debug, physical design readiness, emulation, resolve design quality issues.

Daily work involves aspects of chip level design, including partitioning, CDC, RDC, trial synthesis, design quality checks.

Taking part in flows development and deployment.

We are seeking a highly skilled and modern software engineer to develop and prototype brand new advancements in distributed training and inference using our Spectrum-X AI fabric. This role offers a rare chance to pioneer AI and networking technology, contributing to ground-breaking projects that will define the landscape of large-scale AI systems. Improve AI app-networking connection by refining communication, crafting congestion control, coding NIC firmware, and expanding switch SDK features for enhanced AI factory efficiency. Your work impacts large AI system development, scaling, and speed.

What youll be doing:

Prototype end-to-end solutions to improve distributed training and disaggregated inference performance.

Analyze and optimize communication flows across application, transport, and network layers.

Develop system software spanning communication libraries, drivers, and firmware integrations.

Collaborate with hardware, firmware, and SDK teams to co-design network features.

Validate and integrate prototypes into our AI infrastructure and products.

The CPU team is a world-class, global organization united by a mission to push the boundaries of whats possible and shape the future of computing. We are looking for a talented, fast-learning and highly motivated Logic Design Engineer to join our team. As part of the core design team, youll take ownership of parts of the design and work closely with architecture, verification, and physical design teams, contributing to a fast-moving, technology-focused environment and helping shape future products.

What you'll be doing:

As part of the CPU core team, youll take ownership of a unit.

Contributing to the micro-architecture, writing RTL and documentation.

Working closely with verification and implementation teams to meet timing, area, performance, and power goals.

In this role, you will tackle one of the most critical challenges in high-performance networking: Power.

This is an opportunity to join a high-impact team at the ground floor of a subject that is becoming a top priority. You won't be writing RTL; instead, you will have a holistic impact on our next-generation switches by estimating, measuring, and debugging power across the entire chip. This is a role for an engineer who wants to grow into a power expert within the world's most innovative silicon environment.

What youll be doing:

Working with the design team to define power-aware architectural methodologies and drive power-conscious design decisions across the Switch architecture.

Leading the research, development, and implementation of Switch micro-architecture power optimizations.

Participating in silicon validation to debug power-related issues and define the chip power profile.