לוח משרות דרושים, לחיפוש זה נמצאו 31,555 משרות

we are establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, We are looking for a Physical Design CAD Engineer with at least 3 years of hands-on experience in digital implementation flows. The ideal candidate is highly technical, curious, and eager to drive innovation by combining strong physical design knowledge with modern automation and GenAI-based methodologies.
This is a unique opportunity to take on meaningful technical ownership in a new site, implementing the parasitic extraction (PEX) methodologies and flows for chips that power the world's largest AI clusters. As a foundational member of the team, you will be responsible for the accuracy and efficiency of our extraction environment, ensuring that our high-speed designs are modeled with the highest precision from RTL to GDSII.
Key Responsibilities
The Engineer will develop, maintain, and improve CAD flows and methodologies for physical design teams, supporting advanced implementation stages from synthesis through place and route, timing closure, power optimization, and signoff readiness.
Key responsibilities include:
Develop and support physical design CAD flows using industry-standard EDA tools
Build automation infrastructure for implementation, analysis, reporting, and debug
Support design teams in areas such as synthesis, floorplanning, placement, CTS, routing, timing, power, and physical verification
Create scripts and utilities to improve productivity, quality of results, and flow robustness
Support and enhance flows based on Synopsys Fusion Compiler
Explore and integrate GenAI solutions to accelerate debug, automate repetitive tasks, improve reporting, and enhance engineering productivity
Analyze tool results, logs, QoR metrics, timing reports, congestion, utilization, power, and design-rule issues.

we are establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a highly skilled Physical Design Engineer specializing in SoC EMIR to join our local engineering powerhouse from the ground up.
This is a unique opportunity to take on meaningful technical ownership in a new site, executing the backend power methodologies for chips that power the world's largest AI clusters. As an EMIR Engineer, you will be a core technical contributor ensuring the power robustness and long-term reliability of our high-performance connectivity silicon.
You will be responsible for SoC EMIR Analysis to ensure our products meet aggressive voltage drop and reliability targets in advanced FinFET process nodes, directly impacting the performance and yield of chips operating in the worlds most demanding AI and cloud environments.
Key Responsibilities
Take responsibility on IR drop analysis and signal/power electromigration (EM) of very complex chip
Collaborate closely with Physical Design team to insure a full power integrity
Be responsible on IR architecture for timing convergence
Partner with Package Design engineers to perform Chip-Package co-analysis (CPM)
Understand root-cause analysis for voltage drop violations and EM risks
Be responsible and go-to person for any IR related issues.

we are establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a visionary Silicon Technical Program Manager to help build our local engineering powerhouse from the ground up. This is a unique opportunity to take on meaningful product ownership in a new site, leading the physical implementation strategy for chips that power the world's largest AI clusters.
As an Technical Program Manager, you will be the key architect of our silicons operational reality. You wont just track timelines - you will help establish our local execution culture and technical standards, owning the cross-functional journey of transforming complex logic into high-performance silicon.
Key Responsibilities
Drive and manage ASIC development and subsystems from concept through to production in collaboration with internal teams and external vendors.
Provide hands-on program management throughout the full development cycle of silicon and firmware, including concept, design, development, fabrication, validation, and production release.
Work closely with the software, hardware, and architecture teams to align with product requirements and ensure all constraints are met.
Lead process improvements across multiple teams and functions to drive better collaboration and efficiency.
Independently manage complex projects with minimal supervision, ensuring timelines and milestones are met.
Deliver high-quality ASIC solutions products while collaborating with product management and architecture teams.

we are establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we are seeking a hands-on Senior Strategic Procurement Specialist & Facilities Operations to support regional procurement activities across a growing set of international sites. This role is responsible for executing day-to-day sourcing, vendor management, and procurement operations to support labs, facilities, and office expansion.
You will act as the primary procurement point of contact for your region, working closely with engineering, IT, facilities, and operations teams to ensure timely vendor onboarding, material availability, and resolution of purchasing issues. This role is critical to enabling site ramp and ongoing operations as our company scales globally.
Key Responsibilities - Strategic procurement specialist
Own regional procurement execution across labs, facilities, IT, and office-related spend
Manage end-to-end sourcing activities, including supplier identification, RFQs, pricing, and order placement
Serve as the primary point of contact for local vendor management and supplier relationships
Support vendor onboarding and maintenance, including compliance and documentation requirements
Manage purchase orders, track deliveries, and resolve PO/invoice discrepancies
Coordinate closely with engineering, IT, and facilities teams to ensure material and equipment readiness
Support logistics coordination and ensure timely delivery of critical items
Identify opportunities to improve purchasing processes and reduce cycle times within the region
Partner with central procurement on preferred vendors, contracts, and broader sourcing initiatives
Key Responsibilities - Facilities Operations
Manage expansion projects for additional space aligned with the company short and long term goals
Oversee daily operations of office buildings, sites, and infrastructure.
Ensure facilities are maintained to high standards, including safety, cleanliness, and functionality.
Manage maintenance, repairs, renovations, and space planning.
Coordinate with external service providers (cleaning, security, maintenance, etc.).
Develop and implement preventive maintenance programs.
Ensure compliance with health, safety, and regulatory standards.
Manage emergency preparedness and business continuity planning.
Monitor facility budgets and control related costs.
Support vendor onboarding and maintenance, including compliance and documentation requirements.

This is an excellent opportunity to work on challenging and complex projects at advanced technology environment with major companies in the semiconductor domain!

This role will enable you to improve your technical skills, working with the industry leading engineers over a wide range of topics while interacting with the business world.

The Application Engineer will provide expert level technical customer Pre-Sale and post-sale support for Cadence customers in Physical Design area.