לוח משרות דרושים הייטק

we are seeking an experienced and highly motivated lab engineer to run the planning, build-out, and operation of our state-of-the-art laboratory environments. in this role, you will drive the design and setup of lab infrastructure to support cutting-edge hardware and software development, ensure compliance with the highest safety standards, and oversee inventory and operational excellence. you will collaborate closely with lab engineering, research, and facilities teams to enable innovation at scale.
join us on this exciting journey as we build and operate state-of-the-art lab environments that empower innovation and discovery.
 
what youll be doing:
plan, design, and manage the construction and commissioning of new lab spaces to support advanced r&d activities.
develop and enforce lab safety protocols in accordance with organization policies and relevant regulations.
oversee day-to-day lab operations, ensuring that all equipment, systems, and processes are running smoothly.
manage lab inventory and procurement processes, including sourcing, vendor management, and stock control.
supervise maintenance, calibration, and certification of lab equipment and infrastructure.
support engineering teams with technical setups, system configurations, and troubleshooting.
maintain accurate documentation, reporting, and compliance records.

our company is actively seeking an outstanding software engineer for spectrum ethernet switch/smartswitch sonic group. as part of this team, candidates will engage with sonic, a collaborative open-source initiative spearheaded by csps and numerous vendors, which enables a single network operating system to operate seamlessly across diverse asics and platforms. notably, our company has been a major contributor to sonic since its inception, and our technology is already powering ethernet switches, dpus, and soon bmcs, making sonic an integral component in rdma and ai datacenter environments.
renowned for fostering innovation and embracing forward-thinking talent, our company is consistently recognized as one of the most desirable employers in the tech industry. our engineering teams are expanding rapidly due to remarkable growth, and we are eager to connect with creative, independent engineers who are passionate about technology and ready to take on new challenges.
what you'll be doing:
as software tech lead, candidates will lead technical discussion with arch and customers, poc for new initiative and lead complex programs within and beyond the group. 
collaboration will be key, as the role involves working closely with various design and verification teams, architects, Product Marketing professionals.

our company is looking for a passionate firmware engineer to join our nic firmware core team. you will be joining a team whose primary mission is to work on innovative networking adapters technologies and take the success of the current and next our networking devices to the next level using a wide range of platforms - C layer between hw and fw, C ++ oop verification environment and automation challenges.
what youll be doing:
take part in the design, development, testing, debugging, and optimization of many angles of the network adapters' core features
collaborate with chip design, software, and architecture teams to define and craft legacy and new firmware flows
improve our team methodologies

we are looking for a QA Manager to own a new testing domain, which enables products to meet the industry leading benchmarks of efficiency and quality. the ideal candidate will able to learn new features, execute manual/automated tests and be technical expert to the team
what youll be doing:
lead the QA team from the planning stage through execution up to ga release, with the highest quality for the products
collaborate with peer engineering teams, and program/product management to ensure that product requirements, goals and objectives are met or exceeded
lead and implement analysis, debugging tracking flows with accordance to QA and sw methodologies
review the teams TEST -plans for the product coverage and strive for full automation
report bugs found during execution, assist with reproduction and debugs to understand root cause, verify bug fixes provided by r&d team
mentor and guide the professional and technical development of the team members
review and identify improvement opportunities in established processes, infrastructure, and practices to ensure the teams are performing in the most efficient way

our networking system product engineering team is looking for an excellent TEST design and Validation engineer.the position requires an understanding of hw and sw to provide stable, efficient, smoothly running production tests, to enable high availability, while ensuring the quality of the products being shipped to customers. the position combines design and hands-on infrastructure development, implementing and maintenance of sophisticated tools that improves development workflow and overall productivity.
what youll be doing: 
design and develop automated tests for networking switches and adapters while working closely with the hw, asic, and sw engineering teams to achieve a reliable TEST with high coverage
exposed to various aspects of design, dft, and TEST of next-generation network products
take a significant part in the definition and development of tests from the development level to the final TEST of network-systems
utilize TEST suites to find, debug and resolve problems with production process
ability to drive projects to full execution in time and working under pressure of schedule and multi project environment
supporting and fix bugs of existing code. supporting production lines for: deployments, patches, maintenance
TEST verification and validation (both hw and sw). troubleshooting and streamlining/optimizing our testing procedures
execute tests in different scopes such: regression, performance degradation, functional, and security; report the progress of testing and provide summary reports of the activity

our networking product engineering team is looking for an excellent TEST development engineer. the position requires an understanding of both hw and sw to provide stable, efficient, and smoothly running production tests that enable high availability while ensuring the quality of the products being shipped to customers.
 
what youll be doing:
design and develop automated tests for networking switches and dpu adapters while working closely with the hw, asic, and sw engineering teams to achieve reliable tests with high coverage.
be exposed to various aspects of design, dft, and TEST of nvidia's next-generation network products.
take a significant part in the definition and development of tests, from early development level to the final TEST of network-systems in mass production.
work with overseas manufacturing mass production teams to increase yields, TEST coverage and capacity, and to reduce production costs.
lead TEST solution innovations to reduce TEST time and improve overall product quality.
utilize TEST suites to find, debug, and resolve problems in the production process, and drive issues to closure.
support and fix bugs in existing TEST code; support production lines for deployments, patches, and ongoing maintenance.

our company is looking for an experienced hpc DevOps and Network Engineer to help us build the supercomputers and hpc clusters of the future. as a senior hpc DevOps engineer, you'll be a key player in groundbreaking advancements in artificial intelligence and gpu computing. your expertise will drive the latest breakthroughs, providing insights on at-scale system design and tuning mechanisms for large-scale compute runs. you will work with the latest accelerated computing and deep learning software and hardware platforms, and with many scientific researchers, developers, and customers to craft improved workflows and develop new, leading differentiated solutions. you will interact with hpc, os, gpu compute, and systems specialist to architect, develop and bring up large scale performance platforms.
what youll be doing:
innovate and implement: design, implement, and maintain large-scale hpc/ai clusters with state-of-the-art monitoring, logging, and alerting systems.
infrastructure as code (iac): utilize and develop tools to manage infrastructure as code, ensuring scalable and repeatable deployments.
streamline ci/cd pipelines: develop and maintain continuous integration and continuous delivery (ci/cd) pipelines to automate and streamline deployment processes.
automate everything: develop automation scripts and tools to automate deployment, configuration management, and operational monitoring.
develop complex networking automations.
troubleshoot complex issues: perform comprehensive troubleshooting from bare metal to application level, ensuring system reliability and efficiency.
lead and educate: serve as a technical resource, developing and sharing best practices with internal teams.
drive innovation: support r&d activities and engage in proof of concepts (pocs) and proof of values (povs) for future improvements.

join our team as a senior hpc software engineer. you'll be part of the team shaping the future of computing and guaranteeing the smooth operation of our brand-new technologies. our mission is to leverage ai's power to build outstanding and pioneering solutions that have a significant impact on the world.
what you'll be doing:
own the solutions you build, collaborating with cross-functional teams to successfully implement them.
collaborate with various teams in a fast-paced environment to ensure seamless project completion.
continuously improve solution provisioning and management through automation.
detect performance issues and recommend solutions to maintain world-class service quality.
conduct capacity management and planning to meet ongoing operational needs.
participate in incident reviews, assist in root cause identification, and write rca reports.
deliver sre solutions in a globally distributed, multi-cloud hybrid environment - aws, gcp, and on-prem.
participate in the team's on-call rotation.

what you'll be doing:
own the responsibility for delivering networking features and their verification aspects.
define, develop and maintain verification infrastructure and regression tests suites - make TEST suites robust, maintainable and easy portable.
work with continuous integration system, regression tools, automate builds, run TEST suites and analyzing results.
innovate! bring nvidia product to next quality level

we are building a high-impact team at the forefront of architectural innovation, and were looking for a senior nic system modeling & simulation engineer to be a key contributor. in this role, youll develop software-based functional models and simulators to explore, validate, and influence the architecture of our next-generation nics. you will work closely with architects and design teams, contributing to the design and evaluation of cutting-edge systems. this is a rare opportunity to shape architectural decisions from the ground up while working in a fast-paced, exploratory environment.
what youll be doing:
system -level modeling: architect and develop high-performance systemc models of hardware blocks and subsystems.
feature implementation: work autonomously to define, design, and implement modeling features.
cross-team collaboration: collaborate across architecture, design, and software teams to refine system -level behavior
ai-enhanced development: accelerate development by leveraging cutting-edge ai coding tools and frameworks.

our company is at the forefront of technology transformation and there is an exponential lab support demand. we are growing in the doca team to provide a more robust and deeper hands-on support for our labs. in this position you will provide daily operation support to our r&d engineering activities in the lab.
what you'll be doing:
provide lab support in the region and perform as front-line lab liaison/ambassador with our internal doca developers
solicit lab demand and translate into professional concrete scope of work or the greater it/lab/ DevOps teams in our 
document and supervise all assets and solution design
develop and maintain work processes and procedures for lab support including asset management, improving utilization and more
support and expand lab monitoring applications, with a solid focus on ci/cd automation
work closely with DevOps teams for collaborative enhancements in hw and sw tools
physical racking and stacking of assets in the relevant region
analyze and resolve critical engineering issues, often under tight timeframe pressures; off hours and on-call hours are to be encouraged

we are looking for a senior networking TEST engineer with strong systemlevel debugging skills to join our endtoend verification team. you will work on cuttingedge ethernetbased ai clusters, owning complex issues across hardware, system software and ai workloads. widely considered to be one of the technology worlds most desirable employers. we have some of the most forward-thinking and hardworking people in the world working for us. if you're creative and autonomous, we want to hear from you! 
what youll be doing:
design and review TEST and product requirements across the ethernet / nic / dpu / switch portfolio, focusing on largescale ai cluster behavior
build and maintain realistic customerlike testbeds, including heterogeneous hardware, os / driver combinations and complex network fabrics
own endtoend cluster troubleshooting: reproduce customer scenarios, triage across the stack and drive issues to root cause and fix
read and understand relevant source code to identify defects, validate fixes and improve logging and instrumentation
collaborate closely with development teams to debug nccl, roce/rdma and related networking components using logs, code inspection and targeted experiments
define tests and guide the automation team to implement robust suites that produce actionable logs, metrics and traces
run regression, performance, functional and scale testing, analyze results and provide clear, datadriven reports to stakeholders
profile and benchmark deep learning training and inference workloads, correlating modellevel metrics with system and network telemetry to uncover bottlenecks

we seek a V&V Engineer with a strong background in validation to join the interconnect validation team. this position will be part of the product engineering team that crafts and integrates software tests for our company networking products into the production lines. you will handle various projects across teams, complete new lab setups, review the hw design, build validation plans, implement automated tests, perform manual scenarios, and report bugs. are you passionate about attention to detail and taking ownership of end-to-end validation for our interconnect products? join our team and bring your expertise to life!
what you'll be doing:
collaborate with multi-functional teams across engineering, software development, and hw to identify TEST requirements
define and build setup topologies for appropriate product coverage
build a validation plan, complete, and integrate tests for the new interconnect products to address the business needs
debug sw & hw failures during the validation and take action to address it
report bugs found during validation, assist with reproduction, and debug to understand the root cause, and follow up to close it
deploy the product validation into the nightly automation tests and track during the daily meeting

we are looking for a talented, fast learner, and highly motivated chip design - Verification engineer. as a member of our chip design team, you will be responsible for verifying portions of the design, of a high performance and low power chip, focusing on such tasks as micro-architectural understanding, verification environment coding and logic debug. this position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines roadmap. we have crafted a team of extraordinary people, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.
what you'll be doing:
as a member of our chip design team, you'll own and be responsible for crafting and timely delivery of a verification components and quality of chip design related logic. day to day tasks include:
understand and analyze uarch definitions.
implement verification components to verify rtl meets specifications.
collaborate with our rtl, arch and uarch teams.
work on logic related to switch design.

physical design of blocks according to specifications under challenging constraints targeting for the best power, area, and performance.
be exposed and work on a variety of challenging designs (including high cell count and hs blocks). resolving complex timing and congestion problems.
daily work involves all aspects of physical design chip development (rtl2gds) - synthesis, power and clock distribution, place and route, timing closure, power and noise analysis, and physical verification.
taking part in flows development.