רובוט
היי א אי
stars

תגידו שלום לתפקיד הבא שלכם

לראשונה בישראל:
המלצות מבוססות AI שישפרו
את הסיכוי שלך למצוא עבודה

מהנדס וריפיקציה | ולידציה

מסמך
מילות מפתח בקורות חיים
סימן שאלה
שאלות הכנה לראיון עבודה
עדכון משתמש
מבחני קבלה לתפקיד
שרת
שכר
משרות על המפה
 
בדיקת קורות חיים
VIP
הפוך ללקוח VIP
רגע, משהו חסר!
נשאר לך להשלים רק עוד פרט אחד:
 
שירות זה פתוח ללקוחות VIP בלבד
AllJObs VIP

חברות מובילות
כל החברות
כל המידע למציאת עבודה
כל מה שרציתם לדעת על מבחני המיון ולא העזתם לשאול
זומנתם למבחני מיון ואין לכם מושג לקראת מה אתם ה...
קרא עוד >
לימודים
עומדים לרשותכם
מיין לפי: מיין לפי:
הכי חדש
הכי מתאים
הכי קרוב
טוען
סגור
לפי איזה ישוב תרצה שנמיין את התוצאות?
Geo Location Icon

לוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
17/09/2026
Location: Tel Aviv-Yafo
Job Type: Full Time
We are looking for a Verification Engineer who embodies ambition and positivity, who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfil the evolving needs of our expanding customer base.

The Verification engineer we look for will be a highly talented and motivated person, who is a real team player and can collaborate closely with engineers from other disciplines and quantum physicists.

Responsibilities:

Practicing the full range of verification aspects
Creating a verification environment from scratch (drivers, monitors, coverage...)
VIP (DDR/PCIe/AXI) integration
Defining verification sequences via a complex control-flow constraint set
System understanding of a full-stack product with strong HW-SW coupling
Reference model integration
Test plan definition
Defining verification flows and creating the proper infrastructure to support it
Requirements:
At least 5 years experience.
Ability to ramp up verification environments from scratch
Experience with UVM, System Verilog - Advantage
Knowledge of Verification IPs and protocols (PCIe, DDR, AXI)
Good understanding of HW/SW interaction- Advantage
Knowledge in C/C++/Python/System C - Advantage
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8826187
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
17/09/2026
Location: Tel Aviv-Yafo
Job Type: Full Time
We are looking for a Verification Engineer who embodies ambition and positivity, who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfil the evolving needs of our expanding customer base.

The Verification engineer we look for will be a highly talented and motivated person, who is a real team player and can collaborate closely with engineers from other disciplines and quantum physicists.

Responsibilities:

Practicing the full range of verification aspects
Creating a verification environment from scratch (drivers, monitors, coverage...)
VIP (DDR/PCIe/AXI) integration
Defining verification sequences via a complex control-flow constraint set
System understanding of a full-stack product with strong HW-SW coupling
Reference model integration
Test plan definition
Defining verification flows and creating the proper infrastructure to support it
Requirements:
3- 5 years of experience with UVM, System Verilog.
Ability to ramp up verification environments from scratch.
Knowledge of Verification IPs and protocols (PCIe, DDR, AXI).
Good understanding of HW/SW interaction- Advantage
Knowledge in C/C++/Python/System C - Advantage
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8826177
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
מיקום המשרה: תל אביב יפו
סוג משרה: משרה מלאה
קצת על התפקיד:
הקמה וניהול צוות ורפקציה וקושחה (FPGA) מולטי-דיסציפלינארי.
Hands-On ביצוע תכן ובדיקות לוגיות של רכיבים מתכנתים או מודולים בתוכם.
תכנון ארכיטקטורה לאימות ותכנון לוגי ברמת על.
יצירת והטמעת נהלים ושיטות פיתוח מתקדמות הכוללות פיתוח IPs ושיטות לפיתוח תכנים גנריים.
הקמת סביבת וריפקציה UVM מלאה, כולל שימוש ב Verification IPs פנים חברתיים וחיצוניים.
אחריות מערכתית של ה FW וממשקיה, העמקה וחידוד של דרישות המערכת.
הגדרת Test Plan לסביבה, ויישום לפי מתודולוגיית UVM.
יכולת ואחריות על חניכה וביצוע בקרה מקצועית על הצוות.
עבודה שוטפת עם מפתחי FPGA ומהנדסי המערכת, ובנוסף עבודה עם מפתחי תוכנה-תשתיות תוכנה בהתאם לצורך.
דרישות:
תואר ראשון בהנדסת חשמל ואלקטרוניקה/ מחשבים/ תוכנה- חובה. תואר שני - יתרון.
ניסיון של 5 שנים לפחות בפיתוח רכיבים מתוכנתים FPGA - חובה.
ניסיון של 5 שנים לפחות ב - System Verilog verification חובה.
נסיון בהובלת צוות של לפחות 2-3 מתכננים - חובה.
ניסיון מוכח של לפחות 3 שנים בפיתוח סביבות וריפיקציה בSystem Verilog במתודולוגיית UV
ניסיון בהקמת צוות עבודה ותשתיות- יתרון. המשרה מיועדת לנשים ולגברים כאחד.
 
עוד...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8824278
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
07/09/2026
Location: Tel Aviv-Yafo and Haifa
Job Type: Full Time
We're looking for a Design Verification Team Lead - a design verification technical lead that is responsible for complex SoC sub-system, with cutting edge technology for Nitro system SoC, the foundation of AWS's virtualization, networking, and storage offload infrastructure.

It starts at product definition - we engage from day one, shaping requirements and translating product intent into verification strategies before a single line of RTL is written

It extends into software - we work side-by-side with SW teams, verifying hardware-software interfaces and ensuring seamless integration across the stack, with particular emphasis on networking workloads such as ENA and EFA

It reaches into physical design - we verify physical design aspects within functional verification, bridging the gap between logical correctness and silicon reality

It closes the loop - from spec to silicon, our verification touches every team and every stage of chip development

Key job responsibilities

- Develop and execute verification plans for IO sub-systems - covering interconnect protocols, peripheral interfaces, and system-level integration with a strong connection to networking flows (ENA/EFA).

- Verify IO sub-system features, including interconnect protocols and various accelerator engines.

- Develop and debug C embedded SW as part of hardware-software integration verification.

- Build and maintain UVM-based verification environments for various clusters and sub-systems.

- Verify ARM advanced interconnect protocols (AMBA CHI/ACE/AXI) ensuring correct coherency transactions, performance verification, and protocol compliance.

- Verify the IO virtualization SMMU/TLB operations, page table walks, translation granules, and memory attributes (cache-ability, share-ability).

- Develop constrained-random and directed test strategies targeting corner cases in IO protocol hazards, coherency races, and system boundary conditions.

- Drive coverage closure using functional coverage models, assertion-based verification, and formal methods where applicable.

- Contribute to performance verification - ensuring micro-architectural implementations meet performance targets alongside correctness.
Requirements:
Basic Qualifications
- 8+ years of experience in design verification of complex SoC or ASIC projects.
- Strong communication skills with the ability to collaborate across design, software, and physical design teams.
- Proven track record leading verification of IO sub-systems, interconnect fabrics, or system-level integration blocks.
- Deep expertise in UVM/SystemVerilog-based verification environments.
- Experience driving verification from product definition through post-tapeout silicon validation.
- Experience with performance verification methodologies alongside functional correctness.

Preferred Qualifications
- Strong knowledge of ARM interconnect protocols (AMBA CHI/ACE/AXI) and coherency verification.
- Experience with IO virtualization verification (SMMU, TLB, page table walks, memory attributes).
- C/C++ embedded software programming and firmware-level debug skills
- Experience with hardware-software co-verification.
- Familiarity with networking data paths and offload architectures.
- Understanding of physical design aspects and their impact on functional verification (e.g., clock domain crossings, power-aware verification).
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8813332
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
07/09/2026
Location: Tel Aviv-Yafo and Haifa
Job Type: Full Time
We are looking for talented engineers to join the Pre-silicon Verification team and help us technically lead the challenges of the next decade, developing a semiconductor platform based on revolutionary architecture, and taking part in the development of cutting-edge products within a disruptive system architecture.
Youll have the opportunity to work on the technologies that power the worlds largest cloud provider, in a dynamic, open, and fast-paced environment.
Requirements:
Basic Qualifications
- B.Sc. in Electrical or Computer Engineering. Please include your academic transcript with your CV in a single PDF
- Understanding of object-oriented programming concepts
- Knowledge of Verilog/SystemVerilog/Specman

Preferred Qualifications
- Familiarity with hardware verification concepts and tools (UVM , Coverage Driven verification)
- Experience with at least one scripting language (Python, Perl, Bash, or Tcl)
- Knowledge of PCIe, Processors, Ethernet, DDR
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8813330
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Tel Aviv-Yafo and Herzliya
Job Type: Full Time
In this role, you will join a world-class team of engineers within the Surgical Operating unit responsible for developing medical devices that focus on lung cancer diagnosis.
Our Surgical Operating Unit is one new, powerful operating unit bringing together the people and product portfolio of Surgical Robotics and Surgical Innovations. With our Mission as our North Star, we will build on our legacy of proven surgical solutions and advance the promise of robotics and digital solutions to benefit our customers and patients.
Make your impact by exploring a career with the worlds leading Medical Device company, striving to alleviate pain, restore health, and extend life.

We are seeking a highly qualified and detail-oriented Software Verification Engineer to join our software verification team. This position involves verification and integration of complex, multidisciplinary medical systems. The role requires direct collaboration with cross-functional teams, including software, algorithm, and hardware engineering, to ensure the system meets all functional and performance requirements.

Responsibilities may include the following and other duties may be assigned:
Designing and executing SW verification activities: Proactively identify gaps in performance, accuracy, and quality across the software and algorithmic components of the system. Develop and prioritize test strategies based on risk, impact, and business needs. Create comprehensive test plans to validate functionality, accuracy, and performance.
Automation and continuous improvement: Contribute to the development and expansion of automated testing solutions. Continuously look for ways to improve test efficiency, coverage, and reliability by adopting new tools, scripting approaches, and creative testing methods.
Performing script-based testing: Develop and maintain test scripts to automate and enhance testing processes using Python, MATLAB, or other tools.
Collaborating with cross-functional teams: Work closely with cross-functional teams, including software, algorithm, hardware engineering, quality, and regulatory, to ensure successful testing outcomes.
Requirements:
Required Knowledge and Experience:
Education: Bachelors degree in engineering, with a preference for Biomedical Engineering.
At least 1 year of experience in software verification, algorithm validation, or system integration, preferably in the medical device industry.
Hands-on experience with multidisciplinary systems involving software, hardware, and algorithms.
Basic programming (MATLAB, Python) skills, hardware understanding, and experience with complex, cross-functional systems.
Experience with test automation is a strong advantage.
Strong analytical skills, a methodical approach to problem solving, and good documentation abilities.
Excellent interpersonal and communication skills; ability to collaborate effectively with cross-functional teams.
Comfort working in lab environments, including live/tissue animal, and cadaver labs, as well as with fluoroscopy systems.
Availability to work on-site in Herzliya at least 4 days per week.


Physical Job Requirements:
The above statements are intended to describe the general nature and level of work being performed by employees assigned to this position, but they are not an exhaustive list of all the required responsibilities and skills of this position. 
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8813235
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Tel Aviv-Yafo and Herzliya
Job Type: Full Time
In this role, you will join a world-class team of engineers within the Surgical Operating unit responsible for developing medical devices that focus on lung cancer diagnosis.
Our Surgical Operating Unit is one new, powerful operating unit bringing together the people and product portfolio of Surgical Robotics and Surgical Innovations. With the Mission as our North Star, we will build on our legacy of proven surgical solutions and advance the promise of robotics and digital solutions to benefit our customers and patients.
Make your impact by exploring a career with the worlds leading Medical Device company, striving to alleviate pain, restore health, and extend life.

We are seeking a highly qualified and detail-oriented Software Verification Engineer to join our software verification team. This position involves verification and integration of complex, multidisciplinary medical systems. The role requires direct collaboration with cross-functional teams, including software, algorithm, and hardware engineering, to ensure the system meets all functional and performance requirements.
Responsibilities may include the following and other duties may be assigned:
Technical leadership: Serve as a technical leader within the verification team, providing guidance, reviewing test approaches and deliverables, and mentoring less-experienced engineers.
Independence: Demonstrated ability to independently lead complex verification initiatives, make sound technical decisions, and drive issues to resolution.
Designing and executing SW testing strategies: Proactively identify gaps in performance, accuracy, and quality across the software and algorithmic components of the system. Develop and prioritize test strategies based on risk, impact, and business needs. Create comprehensive test plans to validate functionality, accuracy, and performance.
Continuous improvement of testing processes: Identify process improvement opportunities by implementing new tools and optimizing methods.
Performing script-based testing: Develop and maintain test scripts to automate and enhance testing processes using Python, MATLAB, or other tools.
Collaborating with cross-functional teams: Work closely with cross-functional teams, including software, algorithm, hardware engineering, quality, and regulatory, to ensure successful testing outcomes.
Requirements:
Required Knowledge and Experience:
Bachelors degree in engineering, with a preference for Biomedical Engineering.
3+ years of experience in software verification, algorithm validation, or system integration, preferably in the medical device industry.
Hands-on experience with multidisciplinary systems involving software, hardware, and algorithms.
Basic programming (MATLAB, Python) skills, hardware understanding, and experience with complex, cross-functional systems.
Experience with test automation - a strong advantage.
Strong analytical thinking, documentation skills, and a methodical approach to problem-solving.
Comfortable working in lab environments, including live tissue/animal, and cadaver labs, as well as with fluoroscopy systems.
Availability to work on-site in Herzliya at least 4 days per week.


Physical Job Requirements:
The above statements are intended to describe the general nature and level of work being performed by employees assigned to this position, but they are not an exhaustive list of all the required responsibilities and skills of this position. 
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8813231
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
07/09/2026
Location: Tel Aviv-Yafo
Job Type: Full Time and Hybrid work
We are looking for a Verification Engineer who embodies ambition and positivity, who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfil the evolving needs of our expanding customer base.
The Verification engineer we look for will be a highly talented and motivated person, who is a real team player and can collaborate closely with engineers from other disciplines and physicists.
Responsibilities:
Practicing the full range of verification aspects
Creating a verification environment from scratch (drivers, monitors, coverage...)
VIP (DDR/PCIe/AXI) integration
Defining verification sequences via a complex control-flow constraint set
System understanding of a full-stack product with strong HW-SW coupling
Reference model integration
Test plan definition
Defining verification flows and creating the proper infrastructure to support it
Requirements:
At least 5 years experience.
Ability to ramp up verification environments from scratch
Experience with UVM, System Verilog - Advantage
Knowledge of Verification IPs and protocols (PCIe, DDR, AXI)
Good understanding of HW/SW interaction- Advantage
Knowledge in C/C++/Python/System C - Advantage
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8812675
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
07/09/2026
Location: Tel Aviv-Yafo
Job Type: Full Time
We are looking for a Verification Engineer who embodies ambition and positivity, who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfil the evolving needs of our expanding customer base.
The Verification engineer we look for will be a highly talented and motivated person, who is a real team player and can collaborate closely with engineers from other disciplines and quantum physicists.
Responsibilities:
Practicing the full range of verification aspects
Creating a verification environment from scratch (drivers, monitors, coverage...)
VIP (DDR/PCIe/AXI) integration
Defining verification sequences via a complex control-flow constraint set
System understanding of a full-stack product with strong HW-SW coupling
Reference model integration
Test plan definition
Defining verification flows and creating the proper infrastructure to support it
Requirements:
3- 5 years of experience with UVM, System Verilog.
Ability to ramp up verification environments from scratch.
Knowledge of Verification IPs and protocols (PCIe, DDR, AXI).
Good understanding of HW/SW interaction- Advantage
Knowledge in C/C++/Python/System C - Advantage
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8812667
סגור
שירות זה פתוח ללקוחות VIP בלבד
משרות שנמחקו
ישנן -40 משרות במרכז אשר לא צויינה בעבורן עיר הצג אותן >