דרושים » חשמל ואלקטרוניקה » Senior Software and System Architect

We are looking for a Senior Software/Firmware Architect to join our Host Management group. The architect will develop the next-generation management solutions for our networking infrastructure environments. We are a team that values technical depth, clear ownership, and respectful collaboration. We believe great architecture is built through curiosity, rigorous thinking, and close partnership across disciplines. We welcome architects who bring different perspectives, ask hard questions, and want to build systems that matter at scale.

Our team handles the software and firmware that support host management flows throughout platform control software, baseboard management controllers, hardware interfaces, data monitoring, restoration processes, energy regulation, module management, and system orchestration. In this role, you will develop architecture, lead multi-departmental teams, and convert complex platform requirements into scalable, reliable, production-ready solutions.

What you will be doing:

Lead architecture definition for Host Management SW and FW across our networking platforms.

Define system flows across host software, embedded firmware, BMC, device firmware, and hardware interfaces.

Guide the development of architecture for telemetry, recovery, power management, module management, firmware update flows, and control protocols.

Convert product, customer, and platform needs into clear technical specifications and implementation plans.

Work closely with SW, FW, HW, validation, program, architecture, and customer-facing teams.

Provide technical leadership to engineers implementing complex cross-domain features.

Own architecture documentation and communicate technical direction clearly to engineering and leadership.

We are looking for an outstanding engineer to join our software architecture group and help shape the next generation of our networking products, SmartNICs, and DPUs. In this role, you will work closely with system architects, software/firmware engineers, hardware designers and product stakeholders to define component-level and system-level solutions for advanced datacenter platforms.

You will join a team working at the intersection of AI networking, virtualization, operating systems, security, management, and programmable acceleration. Our mission is to push the boundaries of modern datacenter infrastructure and help define the platforms of tomorrow.

What Youll Be Doing:

Work with architects and engineers to define software architecture for our networking devices, SmartNICs, and DPUs.

Analyze system requirements across networking protocols, virtualization, operating systems, security, management, and services.

Research new ideas, evaluate design alternatives, and build proof-of-concept models, simulations, and prototypes.

Collaborate with software, firmware, and hardware teams on HW/SW co-design, performance, scale, and resource-utilization challenges.

Learn complex datacenter technologies and turn them into clear architecture proposals, design documents, and technical presentations.

We are looking for a Host and Systems Performance Manager to join ur Networking Performance team!

In this role, you will lead a team of engineers who measure, analyze, and improve NIC, host, DOCA networking stack, and system-level performance across our networking products and platforms. We work across the full product lifecycle, from early architecture and pre-silicon modeling through post-silicon bring-up, validation, characterization, and GA readiness.

We are looking for someone who enjoys building teams, turning complex performance data into clear direction, and partnering across engineering groups to improve products that support AI, HPC, cloud, and accelerated networking workloads.

What Youll Be Doing:
Lead, coach, and develop a team focused on NIC, host, DOCA networking stack, and system-level performance. You will define performance test plans, methodologies, metrics, and success criteria for our new networking technologies.
Guide pre-silicon and post-silicon performance planning, analysis, reporting, and readiness reviews. Your team will benchmark and profile workloads across RDMA, RoCE, InfiniBand, Ethernet, MPI, NCCL, DOCA, storage, security, and host networking stacks.
Identify bottlenecks across NIC, DPU, CPU, memory, PCIe, firmware, drivers, Linux networking, DOCA, and full-system architecture. We will look to you to lead root-cause analysis, coordinate mitigation plans, and help hardware, firmware, software, architecture, validation, and product teams align on performance goals.

We are seeking a Senior System Management Architect to lead the management architecture for our advanced SmartNIC cards. You will be the resident expert for SmartNIC system management, ensuring that NIC ASICs, Baseboard Management Controllers (BMCs), MCUs, CPUs, and CPLDs operate in perfect unison. You will own the lifecycle management specifications for SmartNIC platforms-from factory provisioning and day-one deployment to complex orchestrated reset flows and secure recovery. If you are someone who enjoys looking at a high-level system diagram and then immediately diving into the I2C/I3C bus topologies and PLDM command structures required to make it work, this role is for you.

What you'll be doing:

System Architecture & Flow Definition: Define and document comprehensive production, provisioning, update, recovery and reset flows for SmartNIC cards. Crucially, you will ensure that these board-level architectural decisions perfectly align with and support overarching platform-level needs, orchestrating seamless coordination between the NIC ASIC, BMC, CPU, and peripheral components.

Security & Provisioning: Specify security provisioning flows including OTP fusing, secure boot enablement, attestation key injection, certificate chain management, RPMC key derivation, and PQC (Post-Quantum Cryptography) requirements. Define IPN-to-OPN transition and component locking procedures.

Protocol Implementation & Guidance: Specify the use of standard management protocols (MCTP, PLDM, SPDM, NC-SI) across internal board interfaces to achieve secure boot, firmware updates, and telemetry gathering.

Hardware/Software Intersect: Dive deep into device-level hardware and software behaviour. Define CPLD logic requirements, power-sequencing dependencies, and reset orchestration (e.g., handling PCIe PERST#, SBR, and forced resets) for multi-host and standalone SmartNIC environments.

Interface Management: Architect intra-board communication pathways using PCIe, I2C/I3C, USB, and SPI, ensuring robust out-of-band (OOB) and in-band management connectivity.

Cross-Functional Leadership: Collaborate tightly with Production teams, Hardware and Firmware Engineering, NIC FW/Driver teams, and QA to translate your architectural specifications into implementable, testable realities.

Technical Documentation: Author rigorous technical specifications, test plans, and architectural design documents to guide both development and factory production.

We are seeking a Senior System Management Architect to join our growing team. You will be the resident expert for system management, ensuring that AI factory management components (BMCs, MCUs, CPUs, network switches and CPLDs) operate in perfect unison. You will own the lifecycle management specifications for AI factory platforms - from factory provisioning to day-one deployment. If you enjoy studying a high-level system diagram and then immediately diving into the system-level buses and interface signals topology and the associated host management protocols modeling required to make it work, this role is for you.



What you'll be doing:

System Architecture & Flow Definition: Define and document comprehensive production, provisioning, update, recovery, and reset flows for AI factory sub-systems.
Ensure system-level architectural alignment and orchestrate seamless coordination between all the AI-Factory building blocks: GPU, DPU, CPU, Switch ASIC, NIC ASIC, BMC, and peripheral components.

Protocol Implementation & Guidance: Specify the use of standard management protocols (Red-Fish, NSM, PLDM, SPDM, MCTP, NC-SI) across sub-system interfaces to implement the management tasks.

Hardware/Software Intersect: Define system-level hardware and software behavior, including CPLD logic requirements, power-sequencing dependencies, and reset orchestration (e.g., handling PCIe PERST#, SBR, and forced resets).

Interface Management: Architect intra-board communication pathways using PCIe, I2C/I3C, USB, and SPI, ensuring robust out-of-band (OOB) and in-band management connectivity.

Cross-Functional Leadership: Collaborate with Production, Hardware and Firmware Engineering, ASIC FW/Driver teams, SW/NOS teams and QA to translate architectural specifications into implementable, testable solutions.

Technical Documentation: Author rigorous technical specifications, test plans, and architectural design documents to guide development and factory production.

We are seeking a highly skilled Senior Performance Engineer to join our Performance and R&D organizations. In this role, you will help build and evolve systems that support performance analysis, telemetry, and optimization for large-scale GPU- and CPU-based clusters used in AI and high-performance computing environments. You will work closely with hardware, networking, firmware, and software teams to collect, analyze, and interpret performance data from live systems. This is a fast-paced R&D environment where system behavior and requirements evolve rapidly, requiring adaptable engineering solutions and strong analytical thinking.

What youll be doing:

Profile, benchmark, and analyze AI and HPC workloads on GPU and CPU clusters.

Explore performance characteristics of high-performance networking and collective communications (e.g., NCCL, RDMA, MPI, RoCE).

Identify performance bottlenecks across networking, compute, memory, and system architecture.

Develop and enhance performance analysis, benchmarking, and diagnostic tools.

Define performance test plans and establish expectations for new technologies and platforms.

Collaborate across hardware, firmware, networking, systems, and software teams to provide actionable performance insights.

Support telemetry collection and data refinement efforts to enable accurate performance analysis.

Maintain high standards for data quality, reproducibility, and traceability of performance results.

We are seeking a highly skilled and versatile Performance Research and Analysis Manager to join our Performance Group. This role will drive end-to-end performance strategy and execution for next-generation our data centers and solutions based on GPU systems, NIC, Switch, DPU and Networking technologies. The ideal candidate will oversee, evaluating, and optimizing end-to-end AI GPU cluster-level performance for scaling out large scale distributed training and inference jobs communication. The role will focus heavily on RDMA, Networking Protocols, Collective Communication, Congestion Control, and Load Balancing algorithms. Secondarily, you will lead our DPUs and Storage technologies for N-S use cases to support AI Inference jobs. Third, you will drive our Performance Dashboards and Observability for cluster-level performance analysis from a stream line telemetry across NICs, Switches, GPUs, and NVlink.

What you'll be doing:

Drive end-to-end performance strategy, characterization, test plans, and optimization for next-generation our AI GPU clusters, focusing on large-scale distributed training and inference workloads.

Deeply evaluate and optimize our Networking core technologies performance, including RDMA/PRDMA, networking protocols, collective communication (NCCL), congestion control, and load-balancing algorithms.

Work on performance research and analysis of NVIDIA DPUs and storage technologies in North-South (N-S) use cases and deployment scenarios to maximize performance and efficiency for AI inference jobs.

Drive the strategy for performance observability and dashboards across next-generation NVIDIA data center solutions and supercomputers by leveraging scalable, streamlined telemetry pipelines to build performance dashboards and automated analytics based on real-time performance metrics across NICs, Switches, GPUs, and NVLink boundaries.

Perform deep root-cause analysis (RCA) on complex multi-node performance bottlenecks, driving actionable mitigation plans across hardware, firmware, and software teams.

We are seeking a highly skilled and modern software engineer to develop and prototype brand new advancements in distributed training and inference using our Spectrum-X AI fabric. This role offers a rare chance to pioneer AI and networking technology, contributing to ground-breaking projects that will define the landscape of large-scale AI systems. Improve AI app-networking connection by refining communication, crafting congestion control, coding NIC firmware, and expanding switch SDK features for enhanced AI factory efficiency. Your work impacts large AI system development, scaling, and speed.

What youll be doing:

Prototype end-to-end solutions to improve distributed training and disaggregated inference performance.

Analyze and optimize communication flows across application, transport, and network layers.

Develop system software spanning communication libraries, drivers, and firmware integrations.

Collaborate with hardware, firmware, and SDK teams to co-design network features.

Validate and integrate prototypes into our AI infrastructure and products.

We are seeking an exceptional Network Engineer to join the Vertical Verification Group. As a senior engineer, you will contribute to the Vertical Verification work, concentrating on validating and improving complex Ethernet and InfiniBand systems within our Data Center and HPC environments.

You will play a key role in testing advanced networking features, building complex customer-like topologies, and ensuring our products meet industry-leading benchmarks of performance, efficiency, and quality. You will collaborate closely with architects, software engineers, and hardware teams across NIC, HCA, switches, CPUs, and GPUs in a fast-paced and highly technical environment. This is an outstanding opportunity to join a highly skilled team and contribute significantly to groundbreaking technology!

What youll be doing:
Review architecture, build, and requirements for new networking features across Ethernet and InfiniBand portfolios.
Compose and build complex testbed topologies that emulate customer environments.
Implement, run and optimize integration test plans including functional, regression, and performance testing.
Identify, reproduce, and debug issues; work closely with R&D to drive root cause analysis and resolution.
Collaborate with automation teams.
Analyze and optimize network performance, latency, and efficiency.
Provide clear status updates, reports, and insights on system quality and performance.

We are looking for an excellent Drivers Team leader to lead the Inbox Linux Drivers team and make a wide impact on the company products and teams worldwide. The role includes leading the development and maintenance of cutting-edge Linux kernel drivers and userspace libraries for our networking technologies, while managing a team of highly skilled Linux engineers responsible for delivering production-quality software across multiple products and distributions.

What youll be doing:

Lead a team of Linux kernel engineers responsible for developing, maintaining, and delivering Linux networking drivers for our NICs across multiple product lines, including Inbox drivers, our Kernel, and DOCA Host.

Drive the design, implementation, maintenance, and integration of Linux kernel drivers and accompanying userspace libraries for state-of-the-art Ethernet and RDMA networking technologies.

Own the teams technical execution, roadmap, prioritization, and delivery while mentoring engineers and fostering technical excellence.

Collaborate closely with architecture, firmware, hardware, validation, DevOps, product, and customer-facing teams across the globe to deliver robust and scalable networking solutions.

Lead complex debugging and performance investigations across the Linux networking stack, working with both internal stakeholders and open-source communities.

Ensure high software quality through strong engineering practices, code reviews, automation, and continuous integration.

Be part of an experienced organization with a collaborative culture, solving challenging problems that power next-generation AI, cloud, and high-performance computing infrastructure.