דרושים » חשמל ואלקטרוניקה » Layout Physical Design Engineer

משרות על המפה
 
בדיקת קורות חיים
VIP
הפוך ללקוח VIP
רגע, משהו חסר!
נשאר לך להשלים רק עוד פרט אחד:
 
שירות זה פתוח ללקוחות VIP בלבד
AllJObs VIP
כל החברות >
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 23 שעות
חברה חסויה
Location: Yokne`am and Tel Aviv-Yafo
Job Type: Full Time
our company has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. Its a unique legacy of innovation thats fueled by great technologyand amazing people. Today, were tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing whats never been done before takes vision, innovation, and the worlds best talent. As a worker, youll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.
At our company Networking, we are driven by innovation and excellence. Our team in Israel is looking for a dedicated Chiplet Layout owner to join us in defining the next era of AI's networking. This is an outstanding opportunity to work with innovative technology and collaborate with some of the most experienced minds in the industry. If you are ambitious, passionate about flawless design, and eager to make a lasting impact, this role is perfect for you!
What you'll be doing:
Be part of a cross-business-unit team and own the high-speed IP integration.
Build a Chiplet floorplan layout design from early assembly/planning through implementation and signoff.
Work closely with partition owners and Full Chip STA engineers to assure high quality and timely convergence.
Define and implement efficient, high-quality Full Chip/Chiplet physical design tools, flows, and methodologies.
Gain hands-on experience implementing the partition-level BE design (RTL2GDS).
Requirements:
B.S. in Electrical Engineering or Electrical Practical Engineer certificate, or equivalent experience.
At least 3 years of relevant experience.
Proven expertise in P&R and Layout tools, TCL scripting, and Netlist-to-GDSII flow.
Great teammate, responsible, and motivated.
Experience in unit and top-level floor planning, full-chip clock tree, power grid planning, and DRC/LVS.
This position is open to all candidates.
 
Hide
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8328300
סגור
שירות זה פתוח ללקוחות VIP בלבד
משרות דומות שיכולות לעניין אותך
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
25/08/2025
חברה חסויה
Location: Tel Aviv-Yafo and Yokne`am
Job Type: Full Time
Today, were tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing whats never been done before takes vision, innovation, and the worlds best talent. As a worker, youll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.
The complexity of the chip has greatly increased over the years. We are now packing tens of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environment. The our company's System-On-Chip (SOC) group is looking for a top physical design engineer with a curiosity about SOC design optimization, physical integration, chip build and assembly and verification. You should have real passion for methodologies and clock distribution solutions that enable SOC creation in the most optimized way. In this position, you will get the opportunity to build complex networking chips and directly contact unit-level owners, Physical Design, CAD, Package Design, Software, DFT and other teams.
What you'll be doing:
Designing and implementing SOC level clock requirements
Daily work involves aspects of chip level design, including partitioning, CDC, trial synthesis, design quality checks
Be exposed and work on a variety of functional and structural challenges. Including functional debug, physical design readiness, resolve design quality issues.
Requirements:
B.SC. in Electrical Engineering/Computer Engineering.
3+ years of confirmed experience in chip design
Shown hands on physical design skills in clock distribution in tight multi power and timing/layout constrained products.
Proficiency in at least one common scripting languages like perl, python, bash, Tcl.
Phenomenal teammate.
Ways to stand out from the crowd:
Passion for quality. Experience with delivery back to RTL, to physical design, and other customers.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8318009
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
1 ימים
חברה חסויה
Job Type: Full Time
our company has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. Its a unique legacy of innovation thats fueled by great technologyand amazing people. Today, were tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing whats never been done before takes vision, innovation, and the worlds best talent. As a worker, youll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.
The complexity of the chip has greatly increased over the years. We are now packing tens of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environment. The our company System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip build and assembly and verification. You should have real passion for methodologies and automation solutions that enable SOC creation in the most optimized way. In this position, you will get the opportunity to build complex networking chips and interact directly with unit-level owners, Physical Design, CAD, Package Design, Software, DFT and other teams.
What you'll be doing:
Designing and implementing SOC level clock requirements
Developing and deploying automation flows which support SOC level design
Daily work involves aspects of chip level design, including partitioning, CDC, trial synthesis, design quality checks
Be exposed and work on a variety of functional and structural challenges. Including functional debug, physical design readiness, emulation, resolve design quality issues.
Requirements:
B.SC./ M.SC. in Electrical Engineering/Computer Engineering.
3+ years of relevant experience in chip design
Solid hands-on RTL design skills in Verilog
Proficiency in at least one common scripting languages like python, bash, tcl.
Great teammate.
Ways to stand out from the crowd:
Passion for quality. Experience with delivery to physical design, emulation, firmware and other customers.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8327912
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 23 שעות
Location: Tel Aviv-Yafo
Job Type: Full Time
our company has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. Its a unique legacy of innovation thats fueled by great technologyand amazing people. Today, were tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing whats never been done before takes vision, innovation, and the worlds best talent. As a worker, youll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. Join our team as a Senior Power and Performance Architect - Networking, influencing the future of network systems at our company.
What you'll be doing:
Develop, model, and validate groundbreaking power and performance optimization techniques for network fabrics, components (NICs, Switches), and systems. Collaborate closely with cross-functional teams including silicon design, system architects, software/firmware engineers, performance analysts, thermal engineers, and AI researchers to ensure end-to-end power and performance optimization. You will determine strategies that successfully implement flawless performance and power efficiency in our ambitious projects!
Requirements:
BSc or MSc or equivalent experience in Electrical Engineering, Computer Engineering, Computer Science or a related field
5+ years of relevant experience in network architecture, design, or performance analysis
Solid understanding of power consumption dynamics in network hardware (NICs, switches, cables) and systems
Proven experience in network architecture and design, particularly for large-scale systems (Data Center, HPC, AI Clusters)
Strong understanding of network protocols (Ethernet, InfiniBand, RoCE, TCP/IP) and their impact on performance and efficiency
Demonstrable expertise in network performance analysis, bottleneck identification, and tuning
Familiarity with the characteristics and network demands of AI/ML workloads
Utmost passion for attention to details in design and a high focus on design quality, particularly concerning power/performance trade-offs
Ways to stand out from the crowd:
Advanced degree or equivalent experience in a related field
Proven dedication to system-level power/performance trade-off analysis, especially in distributed computing or large-scale network environments
Experience in power modeling, measurement techniques, or relevant tools for network components and systems
Proficiency with network simulation tools (e.g., ns-3, OMNeT++, proprietary tools) or performance modeling frameworks
Understanding of silicon-level power characteristics and optimization techniques.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8328342
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
25/08/2025
Location: Tel Aviv-Yafo
Job Type: Full Time
our company has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. Its a unique legacy of innovation thats fueled by great technologyand amazing people. Today, were tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing whats never been done before takes vision, innovation, and the worlds best talent. As an worker, youll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. Join our team as a Senior Power and Performance Architect - Networking, influencing the future of network systems at our company.
What you'll be doing:
Develop, model, and validate groundbreaking power and performance optimization techniques for network fabrics, components (NICs, Switches), and systems. Collaborate closely with cross-functional teams including silicon design, system architects, software/firmware engineers, performance analysts, thermal engineers, and AI researchers to ensure end-to-end power and performance optimization. You will determine strategies that successfully implement flawless performance and power efficiency in our ambitious projects!
Requirements:
BSc or MSc or equivalent experience in Electrical Engineering, Computer Engineering, Computer Science or a related field
5+ years of relevant experience in network architecture, design, or performance analysis
Solid understanding of power consumption dynamics in network hardware (NICs, switches, cables) and systems
Proven experience in network architecture and design, particularly for large-scale systems (Data Center, HPC, AI Clusters)
Strong understanding of network protocols (Ethernet, InfiniBand, RoCE, TCP/IP) and their impact on performance and efficiency
Demonstrable expertise in network performance analysis, bottleneck identification, and tuning
Familiarity with the characteristics and network demands of AI/ML workloads
Utmost passion for attention to details in design and a high focus on design quality, particularly concerning power/performance trade-offs
Ways to stand out from the crowd:
Advanced degree or equivalent experience in a related field
Proven dedication to system-level power/performance trade-off analysis, especially in distributed computing or large-scale network environments
Experience in power modeling, measurement techniques, or relevant tools for network components and systems
Proficiency with network simulation tools (e.g., ns-3, OMNeT++, proprietary tools) or performance modeling frameworks
Understanding of silicon-level power characteristics and optimization techniques.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8317807
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
25/08/2025
Job Type: Full Time
our company has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's an outstanding legacy of innovation that's fueled by great technologyand outstanding people. Today, were tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing whats never been done before takes vision, innovation, and the worlds best talent. As an worker , youll be immersed in a diverse, encouraging environment where everyone is motivated to do their best work. Come join the team and see how you can make a lasting impact on the world.
we are seeking a network security research architect who is interested in a chance to define, research, and implement next-generation security features for data centers networks. The position will take on a lead role, working with teams with varied strengths across our company and with external partners to research security requirements for networking products.
What you'll be doing:
Lead, research, design, develop, and implement solutions for securing networks and identifying threats and incidents in the network.
Apply innovative security primitives to enable secure platforms.
Collaborate across external and internal hardware and software research teams.
Architectural modeling, validation, microarchitectural definition, following standards bodies, and developing proof-of-concepts secure platforms.
Research network telemetry for supporting secure networking platforms confidentiality, integrity, and availability.
Requirements:
MSc or PhD in Electrical Engineering, Computer Science, or Computer Engineering or equivalent experience.
At least 5 years of experience.
Background in data center network protocols, threat modeling, and network security, as well as common mitigation techniques.
Programming and debugging fundamentals across languages such as Python, and C/C++.
Strong communication skills and a genuine passion for working together as a team are vital.
Ways to stand out from the crowd:
Proven security research experience and publications in top security conferences.
Experience with high-scale deployment challenges, RDMA networking, and machine learning.
Architectural background in hardware and software systems codesign.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8317707
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
25/08/2025
Job Type: Full Time
our company has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's an outstanding legacy of innovation that's fueled by great technologyand outstanding people. Today, were tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing whats never been done before takes vision, innovation, and the worlds best talent. As an worker, youll be immersed in a diverse, encouraging environment where everyone is motivated to do their best work. Come join the team and see how you can make a lasting impact on the world.
We are seeking an experienced Malware Research Architect who can design and implement advanced malware detection systems using Virtual Machine Introspection (VMI) techniques. The ideal candidate should have deep expertise in developing out-of-VM security solutions that can detect and analyze sophisticated malware, rootkits, and other cyber threats by introspecting and reconstructing volatile memory states of guest operating systems and file system states. Strong knowledge of file systems, and hypervisor technologies is essential. The candidate will craft automated malware detection systems that use VMI and file system techniques to predict early signs of malware execution and accurately classify unknown threats.
What you'll be doing:
Lead, research, design, develop and implement solutions for next-generation secure networks.
Develop novel introspection, memory forensics, and file system methods to extract critical security events towards threat detection.
Collaborate with external and internal hardware and software research teams to apply extracted events for advanced malware detection.
Architectural modeling, validation, microarchitectural definition, and developing proof-of-concepts secure platforms.
Requirements:
MSc or PhD in Electrical Engineering, Computer Science, or Computer Engineering or equivalent experience.
5+ years of experience.
Background in memory forensics, introspection, operating systems, and file systems as well as common malware patterns and mitigation techniques.
Programming and debugging fundamentals across languages such as Python, and C/C++.
Strong communication skills and a genuine passion for working together as a team are vital.
Ways to stand out from the crowd:
Demonstrated security research experience and publications in top security conferences.
Experience with high-scale deployment challenges, networking, and machine learning.
Architectural background in hardware and software systems codesign.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8317703
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
25/08/2025
Location: Yokne`am
Job Type: Full Time
our company's Analog Layout design team is looking for a Senior Analog Layout Design Engineer someone who is excited to join a growing group of diverse individuals responsible for handling challenge high-speed mixed-signal circuit designs. our company has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI the next era of computing. we are a learning machine that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our lifes work, to amplify human creativity and intelligence.
What you'll be doing:
Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, SerDes, general I/O's, ESD structures designs in state-of-the-art sub-micron CMOS FinFET technologies using Cadence tools
You will work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.
Job duties will include floor planning, custom layout and verifying against design rules and schematics, EM/IR analysis.
Requirements:
You will have a minimum of 8 years of relevant mask analog layout experience
An Electronics Practical Engineer certificate or a B.Sc. in Electrical Engineering
Proven understanding of analog circuit layout concepts in submicron CMOS technologies - such as Operational Amplifiers and ADC/DACs.
You are an expert with Cadence custom circuit design tools - particularly Virtuoso
Experience running and debugging DRC and LVS with verification tools such as ICV, Calibre
You can work effectively in a team, good interpersonal skills, enthusiasm and positive energy.
Ways to stand out in the crowd:
Proficiency in scripting languages like python, skill
Knowledge of DRC and LVS checking flows, EM/IR tools, ability to customize DRC and LVS decks.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8317751
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
25/08/2025
חברה חסויה
Location: Yokne`am
Job Type: Full Time
our company's Networking unit has continuously reinvented itself over two decades. Our high-speed products are leading in the markets with innovative ways to improve speed and bandwidth from one generation to another. Today, we are increasingly known as the place for getting End-to-End High-Speed Ethernet and InfiniBand Solutions. We're looking to grow our company and build our teams with smart people who can join us at the forefront of technological advancement. our company'sIC Packaging design team is looking for a Senior IC Packaging Design Engineer to join our package team. and focus on delivering and designing state of the art high-speed Interconnect systems for Supercomputers and Datacenters. This position will collaborate with Technical Package Lead and cooperation with different design teams and development of complex, detailed layout of IC substrates for our company's products.
What you'll be doing:
As part of a IC Packaging design team, you will collaborate to implement high speed and PDN design for ASIC packages.
Develop symbols, pad stack and perform substrate package routing, placement, stack-up, reference plane, power distribution using Cadence APD (Allegro) or SiP tools.
Optimize package pin out incorporating system level trade-offs of pins assignment.
Develop methodologies to improve layout environment, productivity, reliability, and schedule considerations.
In close co-operation with the SI/PI/HW design teams and product teams
Planning, ensuring stakeholder management and leading projects from start to finish.
Requirements:
B.Sc. Electrical Engineering or an Electrical Practical Engineer certificate or equivalent experience
5+ years hands-on in Package/PCB Layout and outing experience; including high speed design signal integrity practices.
Experience in substrate layout of wire bond and flip chip packages, preferred
Knowledge in substrates or board manufacturing process
Significant background with Cadence Virtuoso and APD (Allegro) or SiP and/or other PCB layout tools
Ways to stand out in the crowd:
Knowledge in Ansys (SIwave, HFSS) or Cadence (Sigrity, PowerSI) simulation tools
Familiarity with Skill language (Cadence) and basic parsing abilities (Python/Perl/Shell-scripting).
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8317769
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 3 שעות
Location: Yokne`am
Job Type: Full Time
we are looking for best-in-class Physical Design CAD Engineer to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.
What you'll be doing:
You will be developing physical design, STA, Logic eq, Power Integrity flows and methodologies for implementation of networking chips and SOCs.
Work closely with block owners, full Chip STA engineers to assure high quality and timely convergence.
Come up with unique and creative solutions to the state of the art physical design problems that are needed for Our chips.
Additional responsibilities include participating and developing flow and tool methodologies for timing analysis and closure, power and noise analysis, IR-drop, EM and back-end verification across multiple projects.
Requirements:
B.SC./ M.SC. in Electrical Engineering/Computer Engineering (or equivalent experience).
1+ years of experience
Self-motivation, attention to detail, and good written, verbal, and presentation skills are critical to success in this role.
Ownership, self-learning skills, and ability to work autonomously
Ways to stand out from the crowd:
Experience in Signoff domains: STA (PrimeTime), Power Estimation (PrimePower), Power Integrity (RedHawk), Formal eq. (Formality)
Knowledge in Tcl/Perl/Python
Versatile
Great teammate.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8329733
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
25/08/2025
חברה חסויה
Location: Tel Aviv-Yafo and Yokne`am
Job Type: Full Time
For over two decades, our company has consistently reinvented itself. Our creation of the GPU in 1999 not only fueled the rise of the PC gaming industry but also transformed modern computer graphics and revolutionized parallel computing. In recent years, our work in GPU deep learning has driven the advancement of modern AI, marking the beginning of a new era in computing. we are a "learning machine" that continually adapts to challenging new opportunitiesones that only we can solve and that have a global impact. This is our mission: to enhance human creativity and intelligence.
We are currently seeking a Power Integrity Engineer. You will collaborate closely with our teams in the USA and India, drawing on extensive knowledge, technologies, and tools. As part of our team, you will contribute to the development of our Ethernet switch physical design product line, supporting the process from concept through design, implementation, verification, and tapeout. If you enjoy working with talented individuals to achieve ambitious goals, our company could be the ideal place for you. Our team is dynamic, working with cutting-edge and unique technology. If youre someone who thrives on challenges, we invite you to join this diverse team and make a significant impact!
What you'll be doing:
Ensuring robust power integrity in physical design to optimize power delivery
Design and optimize physical design solutions for power integrity.
Perform power integrity analysis and mitigation.
Focal point for PI for partitions owners.
Collaborate with hardware and design teams on power delivery strategies.
Utilize tools and flow in advance technology to meet project development.
Requirements:
B.Sc. or higher in Electrical Engineering or related field: Solid educational foundation in electrical engineering principles, particularly in power integrity and physical design.
3+ years of experience in power integrity engineering: Proven experience in power integrity analysis, mitigation, and optimization, especially in the context of high-performance computing or networking hardware.
Proficiency with industry-standard PI tools: Hands-on experience with tools such as Cadence, Ansys, or other EM simulation tools, including power delivery network (PDN) analysis and design.
Ability to collaborate across teams: Strong communication and teamwork skills, with a track record of working closely with hardware and design teams to implement power delivery strategies.
Adaptability and problem-solving skills: Ability to thrive in a dynamic, fast-paced environment where quick thinking and creative solutions are often required.
Ways to stand out from the crowd:
Advanced degree (M.Sc./Ph.D.) in Electrical Engineering: Specialization in power integrity, signal integrity, or related fields, with a focus on cutting-edge research or projects.
Programming skills: Proficiency in Python, tcl, or other relevant programming languages for automating analysis or enhancing tool capabilities.
Innovative mindset: A demonstrated ability to push the boundaries of whats possible in power integrity design, contributing to our companys legacy of continuous innovation.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8317666
סגור
שירות זה פתוח ללקוחות VIP בלבד