לוח משרות דרושים ASIC / VLSI בדרום

We are seeking a highly motivated and experienced ASIC LDPC Team Leader to join our growing engineering team. You will be responsible for leading a team of engineers in the design and development of Application-Specific Integrated Circuits (ASICs) using Low-Density Parity-Check (LDPC) codes for error correction. You will play a key role in defining the technical direction, managing resources, and ensuring the successful delivery of high-performance, low-power ASICs that meet project requirements.

Responsibilities:

Lead and manage a team of ASIC engineers specializing in LDPC code design and implementation.
Define the technical vision for ASIC LDPC development.
Translate customer requirements into detailed technical specifications for ASIC development.
Collaborate with other engineering teams (e.g., algorithms, system, verification, test) to ensure successful chip integration and functionality.
Manage project timelines and resources effectively.
Identify and manage risks associated with ASIC development.
Stay up-to-date on the latest advancements in LDPC code design and ASIC technology.
Mentor and develop the technical skills of team members.
Create and maintain clear and concise documentation.
Communicate effectively with internal and external stakeholders.

The ASIC-IP design and verification group, located in Omer is looking for a top-notch student for a challenging role and participation in the whole cycle of ASIC verification. The group is responsible for the definition, design, verification, and support for all complex IP that build each SOC done for all segments.

The ASIC Group is part of worldwide organization responsible of delivering custom ASIC for NAND based storage application like SSD, USB, SD for various markets such as consumer, automotive and enterprise. The group has all of the ASIC functions internally and working in a full COT mode.
The ASIC-IP design and verification group is responsible for definition, design, verification, and support for all complex IPs that build each SOC done for all segments. Strategic IPs are developed to all areas from retail, iNAND (cell phones and client solution) through Client SSD solution and Enterprise SSD.

As part of the team, you will be part of the global effort to:

Define, design, and document RTL verification environments in System Verilog of complex world wide strategic IPs
Interact closely with architecture teams and all SOC teams
Work and develop under world class ASIC methodology development stages
Significant contribution to design, verification and methodology on making complex IPs and flows
Become a significant person on a growing team

We are seeking best-in-class ASIC Design Engineers to design and implement the worlds leading CPU's and SoC's. This position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We are a learning machine that constantly evolves by adapting to new opportunities that are hard to pursue, that only we can take on, and that matter to the world. We have crafted a team of excellent people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

We are building a new group in Israel, this group will deliver security engines and risc-V processor IPs to all of our product lines working with all our groups around the world. We are looking for inquisitive, motivated engineers with experience to build this group from the ground up. As a senior member of our design team, you will be responsible for the design and implementation of high-performance, low-power security engines and risc-V processor modules. You will work closely with architects, design engineers, verification engineers, and physical design engineers to accomplish your tasks.

What you will be doing:
Participate in micro-architecture development and document specifications.

Implement in RTL and/or work on the verification team to ensure that the design is functional.

Apply logic design skills to optimize and meet performance and power goals.

Deliver a synthesis/timing clean design while working with the physical design team to ensure a routable and physically implementable design.