דרושים » מדעים מדוייקים » Design Verification Engineer - Camera

משרות על המפה
 
בדיקת קורות חיים
VIP
הפוך ללקוח VIP
רגע, משהו חסר!
נשאר לך להשלים רק עוד פרט אחד:
 
שירות זה פתוח ללקוחות VIP בלבד
AllJObs VIP
כל החברות >
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 12 שעות
Location: Herzliya
Job Type: Full Time
The Pixel DV group works on complex, large-scale media IPs. We partner with our architecture and design teams to deliver high quality media IP and systems in order to meet the demanding requirements for excellent products, while boosting performance and meeting area and power goals, incorporating new high quality features.

You will develop verification test plans, test benches, tools and infrastructure, protocol monitors and agents, and coverage driven stimulus.
Apply advanced techniques to achieve verification with the highest quality, productivity, and time-to-market.
Apply deep system level understanding to find system architecture bugs, verifying the DUT at multiple levels - from block level to the entire IP and subsystem, with additional emphasis on power (NLP) and performance.
You will work closely with the design and architecture teams from the early stages of feature definition, to ensure timely delivery of quality designs.
Working with methods to accelerate verification time.
Involvement with Post Silicon Validation and other verification teams.
Candidate should have good interpersonal and collaboration skills, to work with our partner Design and Architecture teams
Requirements:
Minimum Qualifications
+2 years experience in SoC Verification, media IP verification experience is a plus.
You will need to have advanced knowledge of SoC/Media IP architecture/design & in-depth knowledge of verification flow.
Expected to have a deep understanding and shown experience in advanced verification process, including dynamic and coverage based.
Scripting and programming experience using several of the following: Python, Perl, e, SystemVerilog, C++, and TCL.

Preferred Qualifications
Familiarity with verification environments, UVM, SysteMVerilog - an advantage.
Knowledge of hardware acceleration - an advantage.
This position is open to all candidates.
 
Hide
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8897238
סגור
שירות זה פתוח ללקוחות VIP בלבד
משרות דומות שיכולות לעניין אותך
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
חברה חסויה
Location: More than one
Job Type: Full Time
In this visible role, you will be responsible for taking part of a SoC verification process of a large scale SoC.
You will develop verification test plans, tools, test benches, protocol monitors, and high-coverage stimulus vectors. Apply advanced techniques to achieve verification with the highest quality, productivity, and time-to-market. You will work closely with the design team to ensure timely delivery of quality designs.
Working with methods to accelerate verification time.

Imagine what you could do here. At our company, new ideas have a way of becoming great products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish.
The people who work here have reinvented entire industries with all our Hardware products. The same passion for innovation that goes into our products also applies to our practices - strengthening our dedication to leave the world better than we found it. Join us to help deliver the next groundbreaking our products.
Requirements:
Minimum Qualifications
5+ years of experience in SoC or IP verification
Advanced knowledge of SoC architecture/design, in-depth knowledge of verification flows and broad system view
Expected to have a deep understanding and shown experience in advanced verification processes, including coverage driven and formal methods
Extensive experience with SystemVerilog and UVM
Experience with verification infrastructure development
Knowledge of storage IPs and control oriented design - an advantage
Knowledge of formal, hardware acceleration - an advantage
Scripting and programming experience using several of the following: Perl, Python, Verilog, SystemVerilog, C, C++, and TCL
Preferred Qualifications
B.Sc / M.Sc in Electrical or Computer Engineering
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8865357
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
חברה חסויה
Location: More than one
Job Type: Full Time
This role is for a Design Verification Engineer who will enable us to produce fully functional first silicon IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.

The position is relevant to all our sites: Herzliya, Haifa and Jerusalem.

In this role, you will be responsible for ensuring bug-free first silicon for part of the IP and are expected to: Develop detailed test and coverage plans based on the micro-architecture Develop verification methodology suitable for the IP, ensuring a scalable and portable environment. Develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage and more.
Requirements:
Minimum Qualifications
7+ years experience in digital logic design verification.
Basic knowledge of SystemVerilog and UVM.
Experience developing UVM based IP test-benches.
Experience with complex designs and advanced debug skills ability.
Experience with verification tools such as simulators, waveform viewers, build/run automation, coverage collection and analysis, gate level simulations.
Strong communication skills are a must, as the candidate will interface with a lot of different groups within the company.
Ability to work well in a team and be productive under tight schedules
PREFERRED.
Excellent knowledge of one of the scripting languages: Python, Perl, TCL.
Experience with serial/parallel protocols such as PCIe or DRAM.
Proven knowledge of formal verification methodology.
In lieu of UVM knowledge, C/C++ experienced level knowledge.
Experience with Lab hands-on debug.

Preferred Qualifications
7+ years experience in digital logic design verification.
BS.c or MS.c in Electrical Engineering.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8876986
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Herzliya
Job Type: Full Time
As a Wireless Design Verification Engineer, you will be part of a team that is responsible for pre-silicon RTL verification of communication subsystems, SoC sub-systems and chip-level functionality. The activity may focus on block level, sub-system level or chip level, including end-to-end simulations of the entire data/control path. You will interact with DV methodologists, designers and communication systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.

Description
- Own critical block and sub-system verification of wireless SoC projects.
- Architect and develop testbenches and environments, by using state-of-the-art verification methodologies.
- Define verification plan, create, simulate and debug test scenarios.
- Drive regression and coverage analysis to ensure high quality DV.
- Collaborate with design and systems engineering teams to review requirements, specifications and architecture, extract features and define DV attribute.
Requirements:
Minimum Qualifications
BSc or MSC in Electrical Engineering or Computer Engineering.
5+ years of verification experience.
Solid verification skills in problem solving, constrained random testing, and debugging.
Advanced knowledge of SystemVerilog and DV methodologies.
Self-motivated and dedicated with proven creative thinking capabilities.
Ability to handle multiple tasks and prioritise work to meet deadlines.

Preferred Qualifications
Experience with MAC or PHY Verification - a plus.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8847776
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 12 שעות
חברה חסויה
Location: Herzliya
Job Type: Full Time
In this highly visible role, you will be working with the elite CPU and SOC teams which powers products that are exceptionally efficient and exceptionally performant. You will be at the center of a chip design effort interfacing with all disciplines spread across multiple geographies, with a critical impact on getting functional products to millions of customers quickly.

The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.

Play a critical role in end-to-end verification of memory subsystem by developing an in-depth understanding of cache coherence protocols and functioning of various units in CPU/SOC that are relevant to memory subsystem verification. These units include Load-Store unit, different levels of caches, bus interface units, memory controller, etc.
Develop verification environment which can be used in both simulation and emulation.
Develop synthesizable transactors and test benches and support verification hooks for verifying memory subsystem functionality and CPU/SOC features.
Develop unit level stimulus as well as full chip assembly or C programs to verify memory subsystem functionality.
Develop verification IPs that can be utilized by Apple teams worldwide
Work closely with the CPU/SOC RTL spread across US and Israel to understand the specification in detail for developing verification strategy taking system level considerations into account.
Develop coverage monitors and accomplish coverage goals for closure of the design.
Develop abstract end-to-end checks to verify CPU-SOC memory subsystem interaction and coherence protocols
Requirements:
Minimum Qualifications
The ideal candidate should 5+ years of processor verification experience.
In-depth knowledge of digital logic design, CPU and SOC architecture/micro-architecture and memory subsystem.
Strong programming (C/C++, Verilog, Scripting), software optimization, and performance improvement skills.
Experience in unit and full chip level test benches.
Experience in developing testplans, assertions, and developing stimulus.

Preferred Qualifications
Should be a team player with excellent communication skills and be able to work independently on the verification efforts for a block/area of the design.
Experience with emulation and developing synthesizable transactors is a plus.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8897222
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 12 שעות
Location: Herzliya and Haifa
Job Type: Full Time
As a formal verification technical lead you'll work to identify targets and complete formal verification for single or multiple design blocks and IPs (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.).

Responsibilities
You will be responsible for: Working with our world-classP design engineers to develop a formal micro-architecture specification. Formalizing the refinement from architecture to micro-architecture. Developing comprehensive formal verification test plan. Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro-architecture. Crafting novel and creative solutions for verifying complex design micro-architectures. Developing and implementing re-usable and optimized formal models and verification code base. Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.
Requirements:
Minimum Qualifications
Outstanding team leading and communication skills and experience working with design and verification teams to identify FV candidates, develop test plans and perform data-centric verification closure.
Hands on experience with VLSI and digital logic design and verification techniques.
Advanced knowledge of SoC, CPU, GPU, or Cellular designs.
Developed formal property proofs on industrial strength designs and architectures.
Deep understanding of pipeline architectures, memory/DMA controllers, out-of-order and speculative instruction execution hardware, bus interconnects, and cache coherence mechanisms.
Confirmed understanding of formal verification technologies/abstraction techniques.
Knowledge and experience in interpreting hardware specifications and using
Temporal logic assertion-based languages such as SVA or PSL.
Experience in using EDA formal tools and tool development experience is a plus.
Proficiency in any scripting language with excellent debugging skills.
Extraordinary teammate with excellent interpersonal skills.
Passionate about developing world-class/innovative formal verification solutions.
Understanding of application processors (CPU/GPU), their Instruction Set Architectures (ISA), Memory Consistency Models (MCM) or Cache Coherence protocols is desirable but not necessary.
Exposure to ARM type architectures is desirable but not necessary.

Preferred Qualifications
MS / Ph.D in EE or CS is preferred.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8897144
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Herzliya
Job Type: Full Time
Our growing team is looking for a team player with versatile technical skills. You will engage in a cross-functional, collaborative environment that will take your debugging and technical skills to the limit while integrating cutting-edge technologies into our products.
In this role, youll be responsible for bringing groundbreaking wireless connectivity to the world through Wi-Fi, Bluetooth, and more. You will collaborate across departments to help craft wireless solutions that elevate the customer experience with our products and services.

In this role, you will be responsible for:
Work as part of a team to operate a large-scale test automation lab for our multiple products.
Test and integrate SW and HW deliveries from various global R&D teams, including managing, debugging, and failure analysis of automated tests.
Automate manual tasks for the lab and collaborate with technology teams to migrate more setups to the lab.
Constantly improve and innovate our lab procedures, HW setups, and SW tools.
This is a fixed-term position, with the possibility of extension.
Requirements:
Minimum Qualifications
5+ years of experience in SW/HW integration, validation, or testing with hands-on experience in physical setups.
Strong technical troubleshooting and debugging capabilities.
Highly motivated, capable of working independently and as part of a team.
Experience with Python, Git, or other programming languages & source control
Bachelor's degree in CE, CS, EE, or equivalent experience.

Preferred Qualifications
Experience with either wireless technologies, networking protocols, or utilizing test equipment is a big plus.
Experience with macOS/Linux sysadmin or with production environments is an advantage.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8892430
סגור
שירות זה פתוח ללקוחות VIP בלבד