דרושים » תוכנה » מגייסים מהנדס /ת Embedded rt FPGA לצוות פיתוח מנצח!

we are looking for a skilled and motivated SW Quality and Test Architect for the Platform OS Department. The Platform OS team of our company is leading a global effort of making the Linux OS as the Automotive Safety OS that will fuel the Autonomous Vehicle and the whole automotive industry. As the technical lead and architect for Quality and Test aspects of the OS teams, you will be contributing to the overall qualification effort of our company while collaborating with OS development teams and architects
What will your job look like:
Work with the system and SW architecture teams closely.
Review and analyze all functional SW requirements from OS features and write the relevant testing and quality requirements for development teams.
Define the key performance indicators and the methodology of measuring and tracking them.
High level design of test scenarios.
Review test design and implementation with development teams.
Define functional requirements from the CI/DevOps teams to satisfy the OS quality needs.
Track the integration between the CI and OS tests.
Manage quality indicators like code quality and coverage indicators.
Mentor OS teams for quality programing and proper testing.
Track and analyze bug escapes on a continuous basis to improve testing coverage and overall quality.
Daily tracking of test coverage, resource utilization and testing time.

we are seeking an experienced Embedded Software Engineer to help develop advanced, reliable, and connected infusion systems. This role is ideal for a hands-on engineer with deep technical expertise who enjoys tackling complex challenges, owning system components end-to-end, and collaborating closely with multidisciplinary teams to deliver high-impact medical devices.



What Youll Do

Participate in the full development lifecycle from concept, architecture, and coding to integration, testing, verification, and production validation.
Design and implement embedded software for safety-critical medical devices.
Develop firmware, drivers, communication protocols, and RTOS-based components.
Collaborate with hardware, product, QA, and cloud teams to define and refine system requirements.
Support board bring-up and perform hardwaresoftware integration and deep system debugging.
Build robust diagnostics, monitoring, and logging capabilities to enhance field performance.
Troubleshoot complex issues involving timing, real-time behavior, connectivity, and stability.
Contribute to architecture discussions, code reviews, and continuous engineering improvements.
Ensure development aligns with medical-grade quality, safety, and cybersecurity standards.

We are looking for a Senior CPU Core Architect.
The CPU Architect will take charge in defining a processor core that meets the requirement of high performance, high bandwidth, and scalable processing architecture. This architect will utilize his processor experience to deliver a world-class processor ASIC with many advanced features for Huawei products.

we are building state-of-the-art accelerated computing platforms that know no boundaries. Our technology is crucial for global innovators, scientists, researchers, and engineersempowering them to transform their boldest concepts into tangible outcomes. Our next-generation Infiniband, NVLink, and Ethernet systems will continue to be at the forefront of connecting and powering the world's most advanced AI clusters.
We seek a highly motivated and experienced Software Architect specializing in Ethernet Switch ASICs to join our team of experts and help shape the future of high-performance ML/AI computing. You will have the opportunity to work on some of the most pioneering technologies and help drive the innovation of our next-generation networks. You will play a key role in defining switching software stacks and Linux kernel networking, and help address new business opportunities in exciting areas. Our Architects also represent our company in open-source projects, technical conferences, and standard development organizations.
What you'll be doing:
Explore networking technologies, features and protocols, hardware/software capabilities, open-source software and drivers for our Ethernet Switch ASICs and Networking platforms.
Be familiar with the Ethernet Switch ASIC hardware and software stacks, as well as with the Ethernet Switch platforms design and characteristics.
Define robust architectures and technical requirements for embedded software, meeting AI/ML workloads' needs and highly performing network operations.
Lead the work with R&D and Validation teams, providing technical guidelines and close support and thorough reviews for detailed designs and test plans.
Collaboration with architects across various fields, including Chip Design, Firmware, Hardware Platforms, and System teams.
Close work with product marketing, program managers, and account managers to ensure the successful execution of projects.
Support engagements with key customers, issue patents, publish white papers and blogs, and be proactive in technical forums and industry working groups.
Promote innovation through the design and implementation of Proof-of-Concept (PoC).

Our goal is to design cutting-edge CPUs for smartphones, servers, and desktops, and we need the very best talent to help us achieve it!
The CPU Architect will take charge of defining a processor on chip inter-connect and coherent fabric that meets the requirement of high performance, high bandwidth, and scalable processing architecture. This architect will utilize his processor experience to deliver a world-class processor ASIC with many advanced features for Huawei products.

We are looking for outstanding candidates with hands-on experience in development and optimization of AI frameworks. If you are a team player with excellent communication skills and motivation to revolutionize application performance, youre welcome on board!
What will you be doing?
Work as part of an innovative research team to analyze, develop, test and deploy improvements that enhance Huaweis distributed AI framework.
Develop optimizations that leverage hardware accelerator capabilities, minimize communication overhead and improve training/inference throughput
Push the boundaries of the state of the art in LLM performance and efficiency, including model compression and quantization
Analyze, profile and optimize the latest LLM AI algorithms, and implement as production-quality software libraries for latency-critical use-cases on next-generation hardware.
Work in a distributed computing environment to optimize for both scale-up (multi-device) and scale-out (multi-node) systems
Utilize advanced concepts such as Uncertainty Quantification, Mixed Precision Computing and Model Sparsity to improve performance and enable training of very large AI models
Collaborate with partners from top universities, and open-source communities to conduct state-of-the-art research

The EyeQ SoC Performance Modeling and Profiling team is part of the EyeQ Platform Group (EPG), working on both current and next-generation designs for ADAS (Advanced Driver-Assistance Systems) and Autonomous Vehicles (AV). Performance models and profiling tools are essential components of the EPG infrastructure they are used during the hardware architecture definition phase of the EyeQ chip and by software developers to optimize performance.
What will your job look like:
You will be part of team that develops EyeQ SoC Performance Modeling environment and emulators
You will work on SOC performance analysis and optimizations.
You will be running HW benchmarks, to measure HW performance and to calibrate the simulation environment to match the performance of the silicon board.
You will be working on HW performance analysis and tuning, and influence future company EyeQ SoC design.
You will have the opportunity to work on open-source simulation and profiling tools and adopt them to our company's needs.
You will work closely with HW architects and SW/Algorithms developers.