משרות על המפה
 
בדיקת קורות חיים
VIP
הפוך ללקוח VIP
רגע, משהו חסר!
נשאר לך להשלים רק עוד פרט אחד:
 
שירות זה פתוח ללקוחות VIP בלבד
AllJObs VIP
כל החברות >
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 4 שעות
חברה חסויה
Location: Tel Aviv-Yafo
Job Type: Full Time
We are seeking an exceptional architect to join our Architecture team and help shape the future of quantum computing. As quantum computers near production scale, were uniquely positioned to define the system and software architecture that will power the next generation of computing.
In this role, you will be responsible for end-to-end definition of new capabilities, from the quantum programming languages through the compilation processes to the pulse processor. This position demands deep expertise in software architecture across all levels, an ability to work closely with logic design teams, a strong ability to learn and adapt, and a passion for becoming an expert in quantum computing. Youll collaborate closely with Product, R&D, and Research teams to transform ideas into technical reality.
Responsibilities:
Define system-level architecture and features, and provide comprehensive specifications for R&D implementation
Design quantum control programming languages and representations optimized for our unique hardware and application requirements
Define architecture in our unique pulse processor end-to-end, from language and software interface to logic capabilities
Collaborate cross-functionally across Software, Compiler, Logic Design, and Quantum Software teamsfrom concept to production
Work hand-in-hand with Product and Research teams to translate high-level requirements into concrete architecture plans
Development of Proof-of-Concepts for new software capabilities and features
Requirements:
BSc in Computer Science, Electrical Engineering, or a related field (MSc or PhD is an advantage)
2+ years of experience in software architecture
7+ years of experience in software design and development
Experience with ASIC/FPGA logic design, verification, or compilation
Exposure to or knowledge of quantum physics or quantum computing is an advantage
Ability to work in a multidisciplinary environment
Quick learner with strong technical fundamentals and the ability to understand complex academic material
This position is open to all candidates.
 
Hide
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8415625
סגור
שירות זה פתוח ללקוחות VIP בלבד
משרות דומות שיכולות לעניין אותך
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 3 שעות
חברה חסויה
Location: Tel Aviv-Yafo
Job Type: Full Time and Hybrid work
We are looking for a highly experienced a hands-on Compiler Engineer who embodies ambition and positivity.
Someone who can passionately take ownership of their responsibilities, collaborating effectively with remote teams to not only meet but exceed our objectives and fulfill the evolving needs of our expanding customer base.
Responsibilities::
Develop QM's compiler from a proprietary quantum language to a proprietary processor tailored to realize and accelerate quantum computing.
Take on complex optimization challenges at the core of our unique compiler, focusing on real-time applications, hybrid quantum/classical algorithms, and parallel processing.
Conduct rigorous testing, debugging, and profiling to ensure the performance and correctness of compiler outputs.
Hands-on development and debugging of software to optimize the utilization of limited hardware resources, enabling the scaling of quantum computing systems and improving quantum algorithm performance on our cutting-edge quantum orchestration platform.
Collaborate closely with hardware, software and architecture teams to ensure seamless software-hardware integration, directly enhancing system capabilities and performance.
Requirements:
At least 5 years of hands-on programming experience Must.
BSc. in Computer Science, Computer Engineering, Mathematics, or any relevant scientific field (advanced degrees are an advantage) - Must.
Experience in computer architecture, assembly language, and low-level programming concepts Advantage.
Experience working in a multidisciplinary environment Advantage.
Familiarity with MLIR/LLVM Advantage.
A motivated and resourceful problem solver with a passion for tackling complex technical challenges, especially in hardware-oriented environments.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8415673
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Tel Aviv-Yafo and Haifa
Job Type: Full Time
A problem isnt truly solved until its solved for all. Thats why our customers build products that help create opportunities for everyone, whether down the street or across the globe. As a Technical Program Manager at our company, youll use your technical expertise to lead complex, multi-disciplinary projects from start to finish. Youll work with stakeholders to plan requirements, identify risks, manage project schedules, and communicate clearly with cross-functional partners across the company. You're equally comfortable explaining your team's analyses and recommendations to executives as you are discussing the technical tradeoffs in product development with engineers.
As a Technical Program Manager for Silicon Development, you will use your technical and management experience to lead the development and execution of complex, multidisciplinary SoC projects. You will plan programs and manage their execution from early concept through development to tapeout and production. You will collaborate closely with architecture, design, verification, physical implementation and manufacturing teams throughout the SoC execution life-cycle. This includes making technical decisions for the chip designs and methodology, driving project schedules, identifying risks and communicating them to all stakeholders, and managing partner teams.
The AI and Infrastructure team is redefining whats possible. We empower our company customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers, our company Cloud customers, and billions of our company users worldwide.
We're the driving force behind our company's groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for our company Cloud, our company Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Plan, coordinate, and deliver custom silicon products.
Assess complexity and scope out the project, generate task lists, build an efficient and effective project timeline and work with the teams to make it reality.
Lead the creation of credible and data-driven schedules and milestones, track the progress, proactively identify potential future issues, and identify mitigations with the various team leaders.
Drive technical, budgetary, and schedule trade-off discussions with cross-functional teams, balancing what is needed with what is possible.
Manage project execution and issues as they arise through design, development, test, manufacturing, deployment and sustaining activities for silicon and hardware products.
Requirements:
Minimum qualifications:
Bachelor's degree in Computer Science, Electrical Engineering or equivalent practical experience.
8 years of experience in program management.
Experience in one or more areas like architecture, design, verification, implementation, or validation with seven or more cycles of chip development.
Experience in transformational program management on technical cross-functional projects.
Preferred qualifications:
Master's degree or PhD in Engineering, or a related technical field.
Experience of two chip cycles in a project management role with end-to-end execution within resource and schedule constraints.
Experience as an engineer or manager in developing hardware or software systems around the chips.
Knowledge of data centers and cloud markets, technological and business trends, requirements, and ecosystem partners.
Ability to motivate and focus a large collaboration to reach testing goals.
Excellent communication and facilitation skills.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8412959
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
5 ימים
חברה חסויה
Location: Tel Aviv-Yafo
Job Type: Full Time
Senior software engineer Vision & GNC About the Role: We are seeking a Senior software engineer to lead the development of advanced Computer Vision and Guidance, Navigation & Control (GNC) software for cutting-edge UAV systems. This position offers the opportunity to design and implement complex algorithms and high-performance software that power autonomous flight, Real-Time decision-making, and mission execution in challenging environments.

You will take ownership of key components in the autonomy stack, working closely with cross-functional teams in infrastructure, mission control, systems engineering, flight operations, and product. This is a hands-on role for an experienced engineer who is passionate about autonomy, robotics, and intelligent airborne systems. Key Responsibilities:
Design, develop, and optimize Vision and GNC software modules for autonomous UAVs.
Lead complex feature development from concept through production.
Integrate advanced computer vision algorithms, including VIO, tracking, motion detection, and image stabilization.
Develop guidance and control algorithms enabling precise navigation, hovering, and targeting.
Collaborate with multi-disciplinary teams to ensure robust integration and Real-Time performance.
Translate research and prototypes into reliable, production-grade software.
Mentor junior engineers and contribute to technical excellence within the team.
Requirements:
Requirements:
B.Sc./M.Sc. in Computer Science, Software Engineering, Electrical Engineering, Aerospace Engineering, or a related field.
6+ years of hands-on software development experience.
Proven experience in Real-Time or edge computing software architecture and design.
Deep technical knowledge in one or more of the following areas:
Visual-Inertial Odometry (VIO), Tracking, ATR, SLAM, ISP
Guidance, Navigation, and Control (GNC) for autonomous systems
UAVs, Robotics, or other Autonomous Platforms
Strong programming skills in C ++ and Python. Experience with GPU/CUDA or Real-Time optimization is an advantage.
Excellent problem-solving abilities, analytical mindset, and communication skills.
Ability to work effectively in a fast-paced, mission-driven environment. Preferred Qualifications:
Experience with ROS, ArduPilot, or PX4 platforms.
Background in state estimation, sensor fusion, or control systems.
Experience with computer vision or Machine Learning frameworks (OpenCV, PyTorch, TensorRT).
Familiarity with Embedded or safety-critical systems and edge computing platforms (e.g., Nvidia Jetson).
Knowledge of MAVLink protocol and flight communications.
Experience with Embedded MCU development (Teensy, STM, ESP). Location: Tel Aviv, Israel.
Employment Type: Full-time.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8408285
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Tel Aviv-Yafo and Haifa
Job Type: Full Time
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our company's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will be part of a team developing ASICs used to accelerate networking in data centers. You will have dynamic, multiple responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators.You will also be responsible for performance analysis for an end-to-end networking stack using your knowledge.
The AI and Infrastructure team is redefining whats possible. We empower our company customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers , our company Cloud customers, and billions of our company users worldwide.
We're the driving force behind our company's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for our company Cloud, our company Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Lead a complex ASIC subsystem.
Understand how it interacts with software and other ASIC subsystems to implement data center networks.
Define high-performance hardware/software interfaces. Write micro architecture and design specifications.
Define efficient micro-architecture and block partitioning/interfaces and flows.
Collaborate closely with software, verification, and physical design stakeholders to ensure the designs are complete, correct, and performant.
Requirements:
Minimum qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
10 years of experience architecting networking ASICs from specification to production.
Experience developing RTL for ASIC subsystems.
Experience with cross-functional engagement in micro-architecture, design, verification, logic synthesis, and timing closure.
Preferred qualifications:
Experience working with software teams optimizing the hardware/software interface.
Experience working with design networking like: Remote Direct Memory Access (RDMA) or packet processing and system design principles for low latency, high throughput, security, and reliability.
Experience in TCP, IP, Ethernet, PCIE and DRAM including Network on Chip (NoC) principles and protocols (AXI, ACE, and CHI).
Experience architecting networking switches, end points, and hardware offloads.
Understanding of packet classification, processing, queuing, scheduling, switching, routing, traffic conditioning, and telemetry.
Proficiency in a procedural programming language (e.g. C++, Python, Go).
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8412828
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Tel Aviv-Yafo
Job Type: Full Time
our company's software engineers develop the next-generation technologies that change how billions of users connect, explore, and interact with information and one another. Our products need to handle information at massive scale, and extend well beyond web search. We're looking for engineers who bring fresh ideas from all areas, including information retrieval, distributed computing, large-scale system design, networking and data storage, security, artificial intelligence, natural language processing, UI design and mobile; the list goes on and is growing every day. As a software engineer, you will work on a specific project critical to our companys needs with opportunities to switch teams and projects as you and our fast-paced business grow and evolve. We need our engineers to be versatile, display leadership qualities and be enthusiastic to take on new problems across the full-stack as we continue to push technology forward.
In this role, you will work with system teams and the CPU Architecture team to develop an understanding of the Central Processing Unit (CPU), System on a Chip (SoC), performance metrics, benchmarks/measuring tools, and available optimization knobs. You will define methods and technologies to model CPU performance at different accuracy levels by supporting architectural explorations and decision making. You will correlate performance projections with measured post-silicon data.The AI and Infrastructure team is redefining whats possible. We empower our company customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers, our company Cloud customers, and billions of our company users worldwide.
We're the driving force behind our company's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for our company Cloud, our company Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Write product or system development code.
Design, develop, test, deploy, maintain, and improve Central Processing Unit (CPU) software modeling and other software tools.
Manage project priorities, deadlines, and deliverables.
Collaborate with hardware and software CPU architecture teams, SoC performance modeling team, and other our company Software teams.
Requirements:
Minimum qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience.
2 years of experience with software development in C++ programming language or 1 year of experience with an advanced degree.
Preferred qualifications:
Masters degree or PhD in Engineering, Computer Science, or a related technical field.
2 years of experience with data structures or algorithms.
Experience in modern CPU/Machine Learning (ML) architecture and micro-architecture.
Ability to learn coding languages.
Excellent object-oriented database design and SQL skills.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8413477
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
30/10/2025
Location: More than one
Job Type: Full Time
We are currently seeking a Senior Silicon Security Architect.

We are seeking a technical leader interested in defining, crafting, implementing, and guiding the implementation of security research, architecture, implementation, and design for next-generation Networking products. You'll be expected to take a strong hands-on role, working with diverse teams across us and with external partners to meet security requirements for our state-of-the-art network products.

What you'll be doing:

Research, design, develop and implement architecture solutions (Hardware and software) meeting internal and external security requirements and standards.

Apply innovative hardware security primitives to enable next generation secure software extensions supported by hardware.

Collaborate with partners on the implementation of open-source software.

Collaborate across the company to guide the direction of Silicon security, TEE, working with hardware, software, research and product teams.

Architectural modeling, validation, microarchitectural definition, following standards bodies, and developing infrastructure enabling trusted platforms using hardware security methods.

Work with customers, partners to identify and address security issues and threats.
Requirements:
What we need to see:

BSc, MS or PhD in Electrical Engineering, Computer Science or Computer Engineering, or equivalent experience.

7+ years of relevant experience.

First-hand work experience with the SW/FW design architecture of SoCs and designing hardware security for embedded devices.

Have directly worked on several of the following:

Boot and update architecture for SoC systems.

RISC-V architecture, Root-of-trust, and security processors.

Distributed key management API and Cryptographic accelerators and standards.

Familiarity with embedded systems and programming low-level firmware.

Experience in Security-by-design hardware and principles of privileges.

Programming and debugging fundamentals across languages such as: Verilog, Python/Perl scripting, ARM assembly and C/C++.

The ability to work in a dynamic collaboration oriented team is required and strong communication skills and a real passion for working as a team are essential.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8393722
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
לפני 3 שעות
Location: Tel Aviv-Yafo and Yokne`am
Job Type: Full Time
We are seeking a sharp, innovative, and hands-on Architect to help shape the future of LLM inference at scale. Join our dynamic E2E Architecture group, where we build cutting-edge systems powering the next generation of generative AI workloads. In this role, you will work across software and hardware domains to design and optimize inference infrastructure for large language models running on some of the most advanced GPU clusters in the world.

Youll help define how AI models are deployed and scaled in production, driving decisions on everything from memory orchestration and compute scheduling to inter-node communication and system-level optimizations. This is an opportunity to work with top engineers, researchers, and partners across us and leave a mark on the way generative AI reaches real-world applications.

What Youll Be Doing:

Design and evolve scalable architectures for multi-node LLM inference across GPU clusters.

Develop infrastructure to optimize latency, throughput, and cost-efficiency of serving large models in production.

Collaborate with model, systems, compiler, and networking teams to ensure holistic, high-performance solutions.

Prototype novel approaches to KV cache handling, tensor/pipeline parallel execution, and dynamic batching.

Evaluate and integrate new software and hardware technologies relevant to Core Spectrum-X technologies, such as load balancing, telemetry, congestion control, vertical application integration.

Work closely with internal teams and external partners to translate high-level architecture into reliable, high-performance systems.

Author design documents, internal specs, and technical blog posts and contribute to open-source efforts when appropriate.
Requirements:
What We Need to See:

Bachelors, Masters, or PhD in Computer Science, Electrical Engineering, or equivalent experience.

8+ years of experience building large-scale distributed systems or performance-critical software.

Deep understanding of deep learning systems, GPU acceleration, and AI model execution flows and/or high performance networking.

Solid software engineering skills in C++ and/or Python, preferably demonstrate strong familiarity with CUDA or similar platforms.

Strong system-level thinking across memory, networking, scheduling, and compute orchestration.

Excellent communication skills and ability to collaborate across diverse technical domains.

Ways to Stand Out from the Crowd:

Experience working on LLM - training or inference pipelines, transformer model optimization, or model-parallel deployments.

Demonstrated success in profiling and optimizing performance bottlenecks across the LLM training or inference stack.

AI Accelerators and distributed communication patterns, congestion control and/or load balancing.

Proven optimization process for complex systems, deployed at scale to make impact.

Passion for solving tough technical problems and finding high-impact solutions.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8415674
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
05/11/2025
חברה חסויה
Location: Tel Aviv-Yafo
Job Type: Full Time
We are seeking a highly motivated Chip Design Architect to join our team of experts and help shape the future of high-performance computing. Our next-generation Infiniband and NVL switches will be at the forefront of connecting and powering the world's most advanced compute clusters, from supercomputers used in AI research to high-performance clusters used in industries such as finance and research labs. As a Chip Design Architect, you will have the opportunity to work on some of the most cutting-edge technology and help to drive the innovation of our next generation of switches that will be used by top researchers and engineers around the world. The products you'll develop will be integrated in many leading-edge compute clusters, and supercomputers, and you'll be part of a team with a strong track record of success.

What you will be doing:

Collaborate with cross-functional teams, including other architecture teams, logic design, system software, firmware, and hardware teams, to ensure the successful execution of the project.

Define the HW boot, clock and Reset architecture for Switch ASIC.

Develop slow-speed interface architecture specifications and design guidelines, conduct trade-off analysis for different architecture options, and oversee the implementation of the chosen architecture by the chip design / FW / SW teams.
Requirements:
BSc or MSc in Electrical Engineering / Computer Science or equivalent experience.

4+ years of chip-design architect experience or chip design / design verification experience.

Deep understanding of how to build and integrate systems with various technology components.

Can-do attitude and high energy with leadership and excellent interpersonal skills and possess the ability to learn sophisticated concepts in a fast-paced environment.

Possess strong managerial, problem solving and critical thinking skills.

Attention to details on design and high focus on design quality.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8401944
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
3 ימים
Location: More than one
Job Type: Full Time
We are seeking a highly motivated architect to join our team of experts and take part in shaping the future of high-performance ML / AI computing. Our next-generation Spectrum-X, InfiniBand and NVLink systems will be at the heart of connecting and powering the world's most advanced compute clusters, from supercomputers used in AI research to high-performance clusters used at almost every industry today. As a system/software architect, you will have the opportunity to work on some of the most innovative technology that is currently driving the world forward.

What youll be doing:

Define the next generations of Spectrum-X, InfiniBand and NVLink SW architecture.

Research of various solutions by defining and running POCs, evaluate SW and HW impact and conveying the solution architecture to the relevant teams. The solutions can span over various layers: from algorithms and high level software to firmware and HW.

Collaborate with multi-functional teams, including other architecture teams, VLSI logic design, system software, firmware, and research teams, to ensure the successful execution of the project.
Requirements:
What we need to see:

B.Sc in Computer Science, Computer Engineer or Electrical Engineer.

Good grasp of networking layers and SW-HW co-design.

Possess strong managerial, problem solving and critical thinking skills.

Ability to work and operate in a highly dynamic environment on multiple concurrent projects with multiple groups.

Ways to stand out of the crowd:

M.Sc / PhD in relevant fields (Math, Computer Science, Computer Engineer or Electrical Engineer).

Knowledge/hands-on experience in network protocols - such as InfiniBand, IP, TCP and RoCE.

Knowledge/experience in network topologies, LLM or DL (research or design).

Architectural experience in SW-HW co-design.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8413184
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Tel Aviv-Yafo and Haifa
Job Type: Full Time
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our company's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will use your ASIC design experience to be part of a team that develops the ASIC SoC from Plan of Record (POR) to Production. You will be creating SoC Level micro architecture definitions, RTL coding and will do all RTL quality checks. You will also have the opportunity to contribute to design flow and methodologies. You will collaborate with members of architecture, software, verification, power, timing, synthesis dft etc. You will face technical tests and develop/define design options for performance, power and area.
The AI and Infrastructure team is redefining whats possible. We empower our company customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers, our company Cloud customers, and billions of our company users worldwide.
We're the driving force behind our company's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for our company Cloud, our company Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Define the SoC/block level design document such as interface protocol, block diagram, transaction flow, pipeline etc.
Perform Register-Transfer Level (RTL) development (e.g., coding and debug in Verilog, System Verilog), function/performance simulation debug and Lint/Cyber Defense Center/Formal Verification/Unified Power Format checks.
Participate in synthesis, timing/power closure, and Application-Specific Integrated Circuit (ASIC) silicon bring-up.
Participate in test plan and coverage analysis of the block and SOC-level verification.
Participate in architecture feedback.
Requirements:
Minimum qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
8 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.
Experience with design sign off and quality tools (e.g., Lint, CDC, etc.).
Experience with SOC architecture.
Experience in logic design.
Preferred qualifications:
Master's degree or PhD in Computer Science or a related technical field.
Knowledge in one of these areas: Peripheral Component Interconnect Express (PCIe), Universal Chiplet Interconnect Express (UCIe), Double Data Rate (DDR), Advanced Extensible Interface (AXI), or Advanced RISC Machines (ARM) processors family.
Knowledge of high performance and low power design techniques.
Knowledge of assertion-based formal verification.
Excellent problem-solving and debugging skills.
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8413484
סגור
שירות זה פתוח ללקוחות VIP בלבד