דרושים » תוכנה » Senior Verification Engineer - Silicon One

משרות על המפה
 
בדיקת קורות חיים
VIP
הפוך ללקוח VIP
רגע, משהו חסר!
נשאר לך להשלים רק עוד פרט אחד:
 
שירות זה פתוח ללקוחות VIP בלבד
AllJObs VIP
כל החברות >
משרה זו סומנה ע"י המעסיק כלא אקטואלית יותר
מיקום המשרה: קיסריה
משרות דומות שיכולות לעניין אותך
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
Location: Caesarea
Job Type: Full Time
We are looking for a talented and experienced engineer to take part in the verification efforts for the companys core product. This position involves building and maintaining a complex verification environment, and defining and executing a test plan. In this role, you will be leading all aspects of verification and will have a critical impact on the company's R&D path.

Responsibilities:
Define and implement robust SV/UVM verification solutions, including test benches and methodologies, to drive efficient verification closure across block-level and full-chip designs, integrating Mix-signals SoC simulation environment using Verilog, MATLAB, HW/SW Co-simulation and lab integration.
Work closely with Digital Design, Analog Design, Software, Back-end, SW and System teams to understand the functional, power and performance goals of the product and ensure its quality.
Requirements:
Requirements
Electrical Engineering B.Sc., Computer Engineering or other relevant engineering department graduate with high scores, or equivalent experience.
2+ years in design verification, with strong SV/UVM proficiency (Less experienced engineers with high university grades or vast knowledge in RTL design will also be considered)
Self-motivated, ability to work, lead and drive tasks to completion.
Great interpersonal skills.
Understanding of digital ASIC design flows and SoC development methodologies. experience with SoC/full-chip verification, simulation/debug tools, and Unix/Linux environments, scripting languages (Python, etc.) and version control.

Advantages
Knowledge in Low Power techniques and UPF standard.
Knowledge in Mix signals SoCs.
Experience with SW/HW Co-development
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8763692
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
חברה חסויה
Location: Caesarea
Job Type: Full Time
We are looking for a talented and experienced engineer to take part in the verification efforts for the companys core product. This position involves building and maintaining a complex verification environment, and defining and executing a test plan. In this role, you will be leading all aspects of verification and will have a critical impact on the company's R&D path.

Responsibilities:
Lead the full verification lifecycle and methodologies. Plan, Design and Execute verification of SV/UVM Block level and Full chip environments , creating and execution test plans, tracking progress, and ensuring verification closure across diverse Mix-signals SoC simulation using Verilog, MATLAB, HW/SW Co-simulation and lab integration.
Work closely with Digital Design, Analog Design, Software, Back-end, SW and System teams to understand the functional, power and performance goals of the product and ensure its quality.
Requirements:
Requirements:
Electrical Engineering B.Sc., Computer Engineering or other relevant engineering department graduate with high scores, or equivalent experience.
5+ years in design verification, with strong SV/UVM proficiency (Less experienced engineers with high university grades or vast knowledge in RTL design will also be considered)
Self-motivated and able to lead and drive tasks to completion.
Great interpersonal skills.
Understanding of digital ASIC design flows and SoC development methodologies. experience with SoC/full-chip verification, simulation/debug tools, Unix/Linux environments, scripting languages (Python, etc.) and version control.

Advantages:
Knowledge in Low Power Verification and UPF standard.
Knowledge in Mix signals SoCs.
Experience with SW/HW Co-development
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8763746
סגור
שירות זה פתוח ללקוחות VIP בלבד
סגור
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
סגור
v נשלח
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
29/07/2026
Location: Caesarea
Job Type: Full Time and Temporary
Required R&D V&V Engineer (Maternity Leave Replacement)
Innovation starts from the heart. We put patients first. We invest a significant proportion of our revenue towards research and development to drive and develop groundbreaking medical innovations for structural heart disease. As part of our R&D Engineering team, you will work closely with our Quality and Manufacturing teams to develop the latest tools and technologies to address significant, unmet clinical needs that impact patients lives around the world.
This is a contract position for 8 months (Maternity Leave Replacement)
How you will make an impact:
You will have a leading role within a small team of expert engineers and technicians, working closely with global R&D and testing teams at our new state-of-the-art R&D center in Caesarea.
Design and execute bench tests as part of R&D projects: collect inputs, translate them to design specifications, design test systems, run tests, and validate the systems.
Lead, coordinate, and participate in cadaver and animal studies.
Perform research activities (review and search for clinical papers and publications).
Collaborate closely with QA on systems validation, test plans, test method validations, and study protocols and reports.
Maintain clear, structured, and traceable documentation of all test data, results, and records.
Interface with USA headquarters (travel 1-3 times a year; evening phone calls).
Organization and rigor are at the heart of this role. We work in a testing environment where the integrity and traceability of data is paramount.
Requirements:
Bachelor's degree in Bio-Medical Engineering / Mechanical Engineering or equivalent
2-3 years of industry experience (preferably medical)
CAD (SolidWorks) experience
Experience leading and managing activities, tasks, and people (formal or informal)
CAD (SolidWorks) experience
Exceptionally organized, methodical, detail oriented. Recording and storing test data, results, and documentation in a consistent, structured way. Your records are clear, complete, and traceable, so work can be easily reviewed, shared, and reproduced across the team. This is a must-have for success in this role.
Anatomical knowledge and understanding
Independent, versatile, self-motivated, and a strong team player
Hands-on, with strong technical intuition
Fluent English (oral and written)
Basic statistical knowledge
What else we look for:
AI fluency and mindset (increasingly important to how our team works) - hands-on experience with AI tools, a habit of experimenting with them, and a genuine interest in applying AI to work more efficiently.
Experience in the cardio-vascular field
Fluid dynamics knowledge and experience
Advanced statistical knowledge (DOE, ANOVA, etc.).
This position is open to all candidates.
 
Show more...
הגשת מועמדותהגש מועמדות
עדכון קורות החיים לפני שליחה
עדכון קורות החיים לפני שליחה
8759447
סגור
שירות זה פתוח ללקוחות VIP בלבד